OpenCores
URL https://opencores.org/ocsvn/s1_core/s1_core/trunk

Subversion Repositories s1_core

[/] - Rev 99

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
99 This bridge follows the rules stated in paragraph 6.8 of book "OpenSPARC Internals"
in order to stall all the threads while serving a single request.		 fafa1971 5757d 19h /
98 Added stall/resume signals from bridge to SPARC Core. fafa1971 5757d 19h /
97 Changed hack to insert stall signal into the core (following OpenSPARC Internals book) fafa1971 5757d 19h /
96 File lists with updated SPARC Core code. fafa1971 5773d 01h /
95 Files from OpenSPARCT1.1.6 with the SPU instance removed from the sparc.v top-level. fafa1971 5773d 01h /
94 Removed files with dependencies from the SPU. fafa1971 5773d 01h /
93 Now uses a local version of sparc.v with SPU instance removed by hand. fafa1971 5773d 01h /
92 Added top-level of SPARC Core with SPU section removed (will be copied by update_sparccore). fafa1971 5773d 01h /
91 Filelists updated according to preprocessed files from OpenSPARC T1 1.6 fafa1971 5876d 18h /
90 Added newer files from OpenSPARC T1 1.6 preprocessed with "update_sparccore -ee" fafa1971 5876d 19h /
89 Removed files originated from OpenSPARC T1 Design 1.5 preprocessed with "update_sparccore -me" fafa1971 5876d 19h /
88 After one year found time to translate Giovanni Di Blasi's comments to boot code! fafa1971 5878d 21h /
87 Corrected comment delimiter. fafa1971 6005d 06h /
86 Added 'lain.ux'-style checks for environment vars to be set (I lost data as well!!!). fafa1971 6018d 02h /
85 GREAT synthesis script!!! Performs all bottom-up synthesis without errors. fafa1971 6020d 03h /
84 Again, used module names instead than instance names in bottom-up synthesis approach. fafa1971 6020d 06h /
83 Decreased clock frequency from 250 to 200 MHz. fafa1971 6027d 02h /
82 DC synthesis script modified according to the fabolous manual (RTFM...). fafa1971 6038d 02h /
81 Sorry, I made a mistake in the waveform of the clock! fafa1971 6038d 05h /
80 Hyerarchical report_area. fafa1971 6041d 01h /
79 Relaxed timing, added flatten and hyerarchical report_area. fafa1971 6041d 01h /
78 Relaxed timing and added flatten command. fafa1971 6041d 01h /
77 Now includes comments (in Italian!) fafa1971 6125d 23h /
76 Changed again from DB export to DDC export fafa1971 6140d 22h /
75 Changed preprocessing for DC synthesis fafa1971 6141d 02h /
74 Updated filelists. fafa1971 6141d 02h /
73 New version of scripts for DC and to compile boot code fafa1971 6141d 03h /
72 Modified RAM address from 0x400C0 to 0x4C000 fafa1971 6147d 10h /
71 Added check for S1_ROOT set (suggested by lain.ux) fafa1971 6148d 09h /
70 Again, the setup file is linked rather than copied fafa1971 6155d 19h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.