OpenCores
URL https://opencores.org/ocsvn/sdhc-sc-core/sdhc-sc-core/trunk

Subversion Repositories sdhc-sc-core

[/] - Rev 82

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
82 Timeoutgenerator: Build fixed rkastl 4973d 02h /
81 SdCmd: Build fixed and converted to better version rkastl 4973d 02h /
80 Renamed *.vhd to *.vhdl in last commit. rkastl 4973d 02h /
79 Rs232Tx: added to TbdSd
TimeoutGenerator: written		 rkastl 4973d 02h /
78 Rs232Tx: implemented, but not tested rkastl 4973d 02h /
77 refs #25, synthesis works again rkastl 4973d 02h /
76 SdCmd: ioCmd, output registered, fixes #26 rkastl 4973d 02h /
75 Transfer to SbX, ref #17 rkastl 4973d 02h /
74 Testbed: All pins, refs #17 rkastl 4973d 02h /
73 Testbed: Pins.tcl into TbdSdsyn.tcl, refs #17 rkastl 4973d 02h /
72 TbdSdsyn: +Pins.tcl, refs #17 rkastl 4973d 02h /
71 Testbed added to synthesis builds rkastl 4973d 02h /
70 Testbed: Status leds rkastl 4973d 02h /
69 TbdSd synthesis rkastl 4973d 02h /
68 Testbed for SD-CORE, refs #17 rkastl 4973d 02h /
67 IP added rkastl 4973d 02h /
66 SdTop: Synthesis works rkastl 4973d 02h /
65 SdTop: all sd pins rkastl 4973d 02h /
64 SdCommand: Gemeinsamen crc7 verwendet
SDController: + voltage checks, refs #15		 rkastl 4973d 02h /
63 SdController: basic init complete rkastl 4973d 02h /
62 R2 implemented in complete stack, refs #15. rkastl 4973d 02h /
61 Crc: Additional test case rkastl 4973d 02h /
60 Receiving a response to ACMD41 works (including busy, but voltage is not
checked), refs #15.		 rkastl 4973d 02h /
59 SdCardModel: Sending a response to ACMD41 rkastl 4973d 02h /
58 SdCardModel: Split into multiple files, refs #18. rkastl 4973d 02h /
57 SdController: Sending ACMD41, refs #15 rkastl 4973d 02h /
56 SdCmd: Receiving generic response works rkastl 4973d 02h /
55 Crc: Additional testcase rkastl 4973d 02h /
54 SDController: Sending CMD0, and CMD8 after reset works. refs #15. rkastl 4973d 02h /
53 SdCardModel: Init process started, sending a R7 to CMD8 works. refs #18 rkastl 4973d 02h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.