URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] - Rev 27

Rev	Log message	Author	Age	Path
27	Golden log file corresponds the SDRAM core level test case are added into svn	dinesha	4564d 07h	/
26	invalid log files are removed	dinesha	4564d 07h	/
25	tb.sv is renamed as tb_top	dinesha	4564d 07h	/
24	Clean Up	dinesha	4564d 07h	/
23	Pad sdram clock added and read path register w.r.t pad sdram clock	dinesha	4565d 12h	/
22	Pad sdram clock added	dinesha	4565d 12h	/
21	Clean up	dinesha	4565d 12h	/
20	8 Bit SDARM support is added	dinesha	4567d 07h	/
19	8 Bit SDRAM Support added	dinesha	4567d 07h	/
18	8 Bit SDRAM Support is added	dinesha	4567d 07h	/
17	micron 8 bit memory models are added into svn	dinesha	4567d 07h	/
16	8 Bit SDRAM Support is added	dinesha	4567d 07h	/
15	Port cleanup	dinesha	4570d 08h	/
14	Unnecessary device config are removed	dinesha	4570d 08h	/
13	column bit are made progrmmable	dinesha	4570d 08h	/
12	Column Bits are made programmable	dinesha	4570d 08h	/
11	SDRAM Specification document added into SVN	dinesha	4573d 09h	/
10	Waveform files are added into SVN	dinesha	4573d 09h	/
9	SDR Bus width parameter passing issue across the models are fixed	dinesha	4574d 09h	/
8	test bench files are added into SVN	dinesha	4574d 09h	/
7	SDRAM Memory Models are added into SVN	dinesha	4574d 09h	/
6	Golden Log files are added into SVN	dinesha	4574d 09h	/
5	Run files are updated into SVN	dinesha	4574d 09h	/
4	Sdram controller RTL bug fixes done for 16bit SDR Mode	dinesha	4575d 06h	/
3	SDRAM controller core files are checked in	dinesha	4581d 17h	/
2		dinesha	4584d 09h	/
1	The project and the structure was created	root	4588d 08h	/