OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] - Rev 45

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
45 RTL clean up and logic seperation done from sdram bus converter and request generator dinesha 4507d 18h /
44 SDRAM data path logic is modified to support 4 command line pipe line of different bank dinesha 4509d 16h /
43 Test bench automation to handle differ write/read burst sequence is supported now dinesha 4509d 17h /
42 Bug fix in read access is fixed dinesha 4509d 17h /
41 Updated Spec ver 0.1 is added back to svn dinesha 4509d 19h /
40 Application layer Fifo full conditional are register now to synth timing fixes dinesha 4510d 12h /
39 Test Bench upgradation with bigger data burst size dinesha 4510d 12h /
38 Port Name clean up dinesha 4511d 17h /
37 SDRAM dq and sdram pad clock are termindated inside the top rtl files dinesha 4511d 19h /
36 Clean up dinesha 4512d 10h /
35 Updated the New Documents - ver 0.1 dinesha 4512d 11h /
34 Removed the older version dinesha 4512d 11h /
33 clean up dinesha 4512d 12h /
32 Debug is enable through +define dinesha 4514d 11h /
31 Integrated SDRAM controller with wishbone interface is added into SVN dinesha 4514d 11h /
30 test bench file for integrated SDRAM controller with wish bone and Standalone SDRAM controller test bench are added into SVN dinesha 4514d 11h /
29 SDRAM top and core related run file list are added into svn dinesha 4514d 11h /
28 SDRAM top and SDRAM Core Golden files are added into SVN dinesha 4514d 11h /
27 Golden log file corresponds the SDRAM core level test case are added into svn dinesha 4515d 09h /
26 invalid log files are removed dinesha 4515d 09h /
25 tb.sv is renamed as tb_top dinesha 4515d 10h /
24 Clean Up dinesha 4515d 10h /
23 Pad sdram clock added and read path register w.r.t pad sdram clock dinesha 4516d 15h /
22 Pad sdram clock added dinesha 4516d 15h /
21 Clean up dinesha 4516d 15h /
20 8 Bit SDARM support is added dinesha 4518d 10h /
19 8 Bit SDRAM Support added dinesha 4518d 10h /
18 8 Bit SDRAM Support is added dinesha 4518d 10h /
17 micron 8 bit memory models are added into svn dinesha 4518d 10h /
16 8 Bit SDRAM Support is added dinesha 4518d 10h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.