URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] - Rev 104

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
104	fixed search in preprocessor script added initial orp_soc project	jt_eaton	4613d 12h	/
103	added user guide resynced to local repository	jt_eaton	4633d 12h	/
102	all ip-xact files now readable by kactus2	jt_eaton	4695d 07h	/
101	Added new designs for minsoc release candidate convert tool set to parse proper ip-xact THIS WILL BREAK ALL THE OLD DESIGNS UNTIL I FIX THEIR IP_XACT	jt_eaton	4696d 09h	/
100	created workspace prroject=fpga_mrisc for single compile general cleanup	jt_eaton	4708d 17h	/
99	moved all projects into /projects/opencores.org added build_register added fizzim	jt_eaton	4751d 09h	/
98	removed unneeded sim	jt_eaton	4787d 13h	/
97	changed sim run directory to icarus added ise directory into syn added _tb testbench file to all sims	jt_eaton	4787d 15h	/
96	hierConnections now create ports	jt_eaton	4861d 11h	/
95	added first cut at busdefs added clock reset enable pads and jtag_rpc	jt_eaton	4870d 09h	/
94	socgen now supports both sim and syn views now allow each xml file to set its destination	jt_eaton	4897d 10h	/
93	build scripts now support model views linting and coverage starting to work again	jt_eaton	4909d 22h	/
92	all testbenchs now built from /sim/xml files bench /models now in Testbench	jt_eaton	4914d 23h	/
91	fixed all sims, coverage not working	jt_eaton	4922d 18h	/
90	now build all testbenches from ip-xact files and list as testbench in design.soc	jt_eaton	4923d 10h	/
89	removed unneeded debug directories	jt_eaton	4944d 18h	/
88	added xml files for test benches added gEDA sym sch starter templates	jt_eaton	4944d 18h	/
87	removed prebuilt geda schematics and symbols	jt_eaton	4955d 11h	/
86	split out all fpgas into families added fpga pad_ring level	jt_eaton	4963d 08h	/
85	moved all synthesis into fpgas lib fixed memory leak in recursive routines	jt_eaton	4970d 07h	/
84	removed unneeded files	jt_eaton	5020d 12h	/
83	added design.soc files xml files now 99% 1685 complient	jt_eaton	5020d 16h	/
82	renmamed cde_synchronizers to cde_sync added hierarchial dependency search converted more xmp to follow ip-xact	jt_eaton	5035d 11h	/
81	morphing xml files to use 1685 removed log directories	jt_eaton	5056d 17h	/
80	now generate all sims and syns param and filelists for xml	jt_eaton	5086d 08h	/
79	removed unsupported code	jt_eaton	5092d 13h	/
78	removed unsupported fpga	jt_eaton	5092d 13h	/
77	now generate syn and cov Makefiles leave log and out files in sim/run directory	jt_eaton	5092d 13h	/
76	added wave.save files now generate sims Makefile and params.sim leave sim log and vcd files in sim/run/directory	jt_eaton	5094d 18h	/
75	added linting using verilator	jt_eaton	5098d 11h	/

Browse

Tools

Subversion Repositories socgen

[/] - Rev 104

Filtering Options