OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] - Rev 32

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
32 renamed to T6502_state_fsm jt_eaton 5132d 15h /
31 split T6502_fsm out into smaller blocks jt_eaton 5133d 05h /
30 split out fsm code into seperate modules
fixed bugs so that prog_test passes
jt_eaton 5135d 14h /
29 removed old files jt_eaton 5138d 14h /
28 added T6502 processor
added vga_char_ctrl
jt_eaton 5138d 14h /
27 added uart and ps2 host and models
added more documentation
jt_eaton 5160d 04h /
26 moved install instructions from doc -> tools
added scripts to install or32 gnu toolchain and fizzim state tool
jt_eaton 5168d 17h /
25 updated for ubuntu 10.4 install jt_eaton 5169d 08h /
24 moved to docs jt_eaton 5170d 12h /
23 fixed typos and ommisions jt_eaton 5170d 12h /
22 added install instructions for ubuntu 10.4 jt_eaton 5170d 13h /
21 now use serial_rcvr jt_eaton 5171d 02h /
20 added Nexys2 support
expanded docs
created tools directory
jt_eaton 5171d 02h /
19 added serial_xmit module
updated and added docs
jt_eaton 5178d 08h /
18 added geda support files and docs jt_eaton 5183d 06h /
17 removed old doc files jt_eaton 5185d 08h /
16 added geda scripts and symbols/sch jt_eaton 5185d 08h /
15 added io_module with ps2 and uart
added soc_mouse with uart and mouse interface
fixed latch in mrisc
jt_eaton 5191d 11h /
14 add web_uploads jt_eaton 5201d 14h /
13 updated for xilinx webpack 11.1 jt_eaton 5209d 05h /
12 switched Makefile to use xilinx 11.1 ise
removed timescale from synthesis files
now use consist timescale header in all sims
jt_eaton 5209d 15h /
11 moved bsdl files
renamed ucf file
jt_eaton 5215d 11h /
10 added impact_bat to generate svf files jt_eaton 5215d 12h /
9 updated build_cmp and cleaned up fpga script
added more utility tools
jt_eaton 5217d 13h /
8 fixed loop sim, now pick up ROM_WORDS from sw dir jt_eaton 5219d 13h /
7 changed loop to use subroutines
fixed typo on variants name
jt_eaton 5220d 13h /
6 added pic_micro from minirisc project with design to run code
on a digilent Basys board
jt_eaton 5224d 09h /
5 added testbench and generic clock model jt_eaton 5225d 14h /
4 added generic model for single ended generic pad jt_eaton 5225d 14h /
3 started bin and lib directories,
added install instructions for ubuntu 9.04
jt_eaton 5226d 04h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.