URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] - Rev 75

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
75	added linting using verilator	jt_eaton	5035d 09h	/
74	split out sw Makefile into projects /bin split out _cpu into seperate component	jt_eaton	5040d 14h	/
73	removed dup png files	jt_eaton	5048d 14h	/
72	split T6502 into components moved io_module into seperate project removed liblists direct loads filelists for sims and coverage add hier type into xml files to generate verilog	jt_eaton	5048d 16h	/
71	ignore anything in work	jt_eaton	5055d 08h	/
70	ignore work	jt_eaton	5055d 08h	/
69	added work dir	jt_eaton	5055d 08h	/
68	moved to seperate components	jt_eaton	5058d 08h	/
67	updated installs	jt_eaton	5058d 08h	/
66	converted sims to use parameters added msp and 6502 software installs	jt_eaton	5059d 08h	/
65	added params.sim to sims updated install's	jt_eaton	5064d 08h	/
64	added support for Fedora 13	jt_eaton	5068d 07h	/
63	added install config for Ubuntu 10.10	jt_eaton	5068d 14h	/
62	fixed parameters from `defines	jt_eaton	5072d 06h	/
61	now generate dut files for coverage removed use of lndir	jt_eaton	5072d 07h	/
60	moved alu_logic into seperate component	jt_eaton	5072d 18h	/
59	added filelist.core to syn dirs to customize core	jt_eaton	5072d 19h	/
58	removed old Makefiles	jt_eaton	5073d 10h	/
57	Now generate all filelists from xml files	jt_eaton	5073d 10h	/
56	soc_builder now builds verilog from xml files	jt_eaton	5078d 19h	/
55	removed pre-rout and gates sims	jt_eaton	5081d 15h	/
54	now set up fpga targets from xml files	jt_eaton	5081d 16h	/
53	fixed check_fpgas	jt_eaton	5084d 05h	/
52	removed noworking sims and syn	jt_eaton	5084d 06h	/
51	removed old test	jt_eaton	5084d 06h	/
50	clean up from last checkin	jt_eaton	5084d 07h	/
49	added covered code coverage added xml descriptors added soc_Link tool	jt_eaton	5084d 10h	/
48	added support for covered code checking	jt_eaton	5106d 16h	/
47	removed old variant	jt_eaton	5120d 19h	/
46	removed hard coded component names from design files define file is always defines.v top level is always top.v	jt_eaton	5120d 19h	/

Browse

Tools

Subversion Repositories socgen

[/] - Rev 75

Filtering Options