OpenCores
URL https://opencores.org/ocsvn/spi_boot/spi_boot/trunk

Subversion Repositories spi_boot

[/] - Rev 70

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
70 This commit was manufactured by cvs2svn to create tag 'rel_3_0_rev_C'. 6169d 22h /
69 This commit was manufactured by cvs2svn to create tag 'rel_2_0_rev_B'. 6169d 22h /
68 This commit was manufactured by cvs2svn to create tag 'rel_1_0_rev_A'. 6169d 22h /
67 added fix note for
"MD55 assumed to be nonexistent for MMC"
arniml 6169d 22h /
66 fix bug
"CMD55 assumed to be nonexistent for MMC"
arniml 6169d 22h /
65 This commit was manufactured by cvs2svn to create tag
'rel_3_2_rev_C_docsrc'.
6169d 23h /
64 revision 3.3:
* additional check for illegal command on ACMD41
* extension of set selection vector
arniml 6169d 23h /
63 additional check for illegal command on ACMD41 arniml 6169d 23h /
62 use linker option to strip executable arniml 6170d 00h /
61 follow change of set_sel_i width arniml 6171d 00h /
60 enlarge set_sel_i input to fill all upper bits of the 32 bit address vector arniml 6171d 00h /
59 added bug report
"CMD55 assumed to be nonexistent for MMC"
arniml 6172d 03h /
58 fix type handling of resets arniml 6333d 05h /
57 disable outputs with reset arniml 6500d 00h /
56 source code kindly provided by Michael Libeskind arniml 6613d 11h /
55 document rev. 3.2 arniml 6679d 06h /
54 revision 3.2:
+ detailed description of generic parameters
+ formatting and typos fixed
arniml 6679d 06h /
53 fix last set number arniml 6679d 06h /
52 fix typo arniml 6679d 07h /
51 revision 3.1:
+ formatting corrected
arniml 7013d 12h /
50 document rev. 3.1 arniml 7013d 12h /
49 add doc directory to project structure arniml 7015d 02h /
48 add ram_loader and related testbench arniml 7015d 02h /
47 schematic revision C arniml 7015d 02h /
46 document rev. 3.0 arniml 7015d 02h /
45 revision 3.0:
+ added detached output
+ describe interfacing on data port
+ several improvements
arniml 7015d 02h /
44 add detached output arniml 7015d 02h /
43 add new testbench for ram_loader arniml 7019d 05h /
42 initial check-in arniml 7019d 05h /
41 rework for detached_i information arniml 7019d 06h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.