OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] - Rev 131

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
131 update arniml 7248d 17h /
130 initial check-in arniml 7248d 17h /
129 cleanup copyright notice arniml 7311d 01h /
128 counter_q is not cleared during reset
this would match all different descriptions of the Counter as
a) if the software assumes that the Counter is modified during reset, it
will initialize the Counter anyhow
b) the special case 'Counter not modified during reset' is covered
arniml 7318d 04h /
127 + log status of A11 properly during interrupt routines
+ trigger counter on negative edge of T1 instead of positive edge
arniml 7318d 05h /
126 + specify hex file for external ROM on i8039 command line
+ support for no_dump_compare file in test cell
arniml 7318d 05h /
125 exclude from dump compare arniml 7318d 05h /
124 fix wrong handling of MB after return from interrupt arniml 7319d 03h /
123 support hex file for external ROM arniml 7319d 03h /
122 test MB after return from interrupt arniml 7319d 03h /
121 update bug description for
Program Memory bank can be switched during interrupt
arniml 7321d 20h /
120 Fix bug report:
"Program Memory bank can be switched during interrupt"
int module emits int_in_progress signal that is used inside the decoder
to hold mb low for JMP and CALL during interrupts
arniml 7321d 20h /
119 add int_in_progress_o to entity of int module arniml 7321d 20h /
118 test MB/interrupt behaviour according to bug report
"Program Memory bank can be switched during interrupt"
arniml 7321d 20h /
117 add bug
Program Memory bank can be switched during interrupt
arniml 7322d 21h /
116 adapt to GHDL 0.12 / gcc 3.4.0 arniml 7350d 21h /
115 extend description arniml 7352d 01h /
114 initial check-in arniml 7355d 21h /
113 generate two ROM files based on address:
+ 0 - 2047 : 2k internal ROM
+ 2048 - 4095 : 2k external ROM
arniml 7362d 06h /
112 update tb_behav_c0 for new ROM layout arniml 7362d 06h /
111 split 4k internal ROM into
+ 2k internal ROM
+ 2k external ROM
EA of t48_core is driven by MSB of internal ROM address
if upper 2k block is selected, the system switches to EA mode on the fly
arniml 7362d 06h /
110 exchange syn_rom for lpm_rom arniml 7362d 06h /
109 add new bug for release 0.1 BETA arniml 7362d 19h /
108 Fix for:
External Program Memory ignored when EA = 0
arniml 7362d 20h /
107 tie EA to '1' arniml 7362d 20h /
106 clean-up use of ea_i arniml 7362d 20h /
105 initial check-in
describe bugs of release 0.1 BETA
arniml 7365d 05h /
104 add white_box directory to test suite arniml 7366d 03h /
103 add testbench peripherals for P1 and P2
this became necessary to observe a difference between externally applied
port data and internally applied port data
arniml 7366d 03h /
102 update for changes in address space of external memory arniml 7366d 03h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.