URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] - Rev 199

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
199	initial check-in	arniml	6849d 12h	/
198	fix package dependencies	arniml	6849d 17h	/
197	preliminary version 0.3	arniml	6850d 20h	/
196	update to version 0.3	arniml	6850d 20h	/
195	Suppress assertion of bus_read_bus_s when interrupt is pending. This should fix bug report "PROBLEM WHEN INT AND JMP"	arniml	6850d 23h	/
194	initial check-in	arniml	6850d 23h	/
193	iManual	arniml	6866d 01h	/
192	update list for Wishbone toplevel	arniml	6866d 12h	/
191	preliminary version 0.2	arniml	6866d 15h	/
190	finalize change log for release 0.6 beta	arniml	6867d 10h	/
189	add bug report "Target address of JMP and CALL to Program Memory Bank 1 corrupted by interrupt"	arniml	6898d 12h	/
188	move check for int_pending_s into ea_i_='0' branch this fixes a glitch on PCH when an interrutp occurs during external program memory fetch	arniml	6898d 12h	/
187	Fix bug reports: "Target address of JMP to Program Memory Bank 1 corrupted by interrupt" "Return address of CALL to Program Memory Bank 1 corrupted by interrupt" int_in_progress_o was active one cycle before int_pending_o is asserted. this confused the mb multiplexer which determines the state of the memory bank selection flag	arniml	6898d 12h	/
186	update to version 0.2	arniml	6899d 14h	/
185	initial check-in	arniml	6904d 12h	/
184	initial check-in	arniml	6904d 13h	/
183	fix missing assignment to outclock	arniml	6904d 16h	/
182	intermediate version	arniml	6984d 14h	/
181	fix typo	arniml	6984d 17h	/
180	introduce prefix 't48_' for wb_master entity and configuration	arniml	6992d 23h	/
179	introduce prefix 't48_' for all packages, entities and configurations	arniml	6992d 23h	/
178	Move latching of BUS to MSTATE2 -> sample BUS at the end of RD'	arniml	6994d 11h	/
177	Implement db_dir_o glitch-safe	arniml	6994d 11h	/
176	Use en_clk_i instead of xtal3_s for generation of external signals. This is required when the core runs with full xtal clock instead of xtal/3 (xtal_div_3_g = 0).	arniml	6994d 11h	/
175	add bug report "MSB of Program Counter changed upon PC increment"	arniml	6995d 14h	/
174	fix bug report "MSB of Program Counter changed upon PC increment"	arniml	6995d 14h	/
173	testcase for bug report "MSB of Program Counter changed upon PC increment"	arniml	6995d 14h	/
172	save data from wishbone bus in register bank with wb_ack necessary to hold data from peripheral/memory until it is read by T48	arniml	7024d 11h	/
171	remove obsolete output stack_high_o	arniml	7025d 11h	/
170	intermediate update	arniml	7026d 18h	/

Browse

Tools

Subversion Repositories t48

[/] - Rev 199

Filtering Options