OpenCores
URL https://opencores.org/ocsvn/t51/t51/trunk

Subversion Repositories t51

[/] - Rev 31

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
31 update andreas 6903d 21h /
30 Made some bugfixes andreas 6905d 00h /
29 Removed UNISIM library jesus 7915d 04h /
28 Added -n option and component declaration jesus 7943d 01h /
27 Added Leonardo .ucf generation jesus 7943d 01h /
26 Updated for ISE 5.1 jesus 7949d 21h /
25 Fixed typo jesus 7959d 13h /
24 Fixed for ISE 5.1 jesus 7959d 13h /
23 Xilinx SSRAM, initial release jesus 7969d 15h /
22 Removed write through jesus 7997d 12h /
21 no message jesus 7997d 16h /
20 Added support for XST jesus 8024d 04h /
19 Updated for wishbone jesus 8092d 17h /
18 Initial release jesus 8092d 17h /
17 Changed baud rate jesus 8092d 17h /
16 Initial release jesus 8092d 17h /
15 Fixed wide rom .ucf generation jesus 8102d 16h /
14 Now it seems to work jesus 8102d 16h /
13 Fixed xilinx ROM generation jesus 8103d 20h /
12 Imported File Structure jesus 8104d 01h /
11 Imprted File Structure jesus 8104d 01h /
10 Imported File Structure jesus 8104d 04h /
9 Initial commit, incomplete jesus 8105d 22h /
8 no message jesus 8115d 07h /
7 Changed baud rate recognition jesus 8115d 07h /
6 Import of D. Wulf's original file jesus 8115d 07h /
5 Removed incorrect comment jesus 8115d 21h /
4 Fixed interrupts and wait states jesus 8116d 17h /
3 Initial import jesus 8120d 20h /
2 Initial import jesus 8121d 06h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.