OpenCores
URL https://opencores.org/ocsvn/t51/t51/trunk

Subversion Repositories t51

[/] - Rev 31

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
31 update andreas 6874d 08h /
30 Made some bugfixes andreas 6875d 12h /
29 Removed UNISIM library jesus 7885d 15h /
28 Added -n option and component declaration jesus 7913d 12h /
27 Added Leonardo .ucf generation jesus 7913d 12h /
26 Updated for ISE 5.1 jesus 7920d 08h /
25 Fixed typo jesus 7930d 00h /
24 Fixed for ISE 5.1 jesus 7930d 00h /
23 Xilinx SSRAM, initial release jesus 7940d 02h /
22 Removed write through jesus 7967d 23h /
21 no message jesus 7968d 03h /
20 Added support for XST jesus 7994d 15h /
19 Updated for wishbone jesus 8063d 04h /
18 Initial release jesus 8063d 04h /
17 Changed baud rate jesus 8063d 04h /
16 Initial release jesus 8063d 05h /
15 Fixed wide rom .ucf generation jesus 8073d 03h /
14 Now it seems to work jesus 8073d 03h /
13 Fixed xilinx ROM generation jesus 8074d 07h /
12 Imported File Structure jesus 8074d 13h /
11 Imprted File Structure jesus 8074d 13h /
10 Imported File Structure jesus 8074d 16h /
9 Initial commit, incomplete jesus 8076d 09h /
8 no message jesus 8085d 18h /
7 Changed baud rate recognition jesus 8085d 18h /
6 Import of D. Wulf's original file jesus 8085d 18h /
5 Removed incorrect comment jesus 8086d 08h /
4 Fixed interrupts and wait states jesus 8087d 04h /
3 Initial import jesus 8091d 07h /
2 Initial import jesus 8091d 17h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.