OpenCores
URL https://opencores.org/ocsvn/t51/t51/trunk

Subversion Repositories t51

[/] - Rev 32

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
32 bugfix for two subsequent movx instructions andreas 6867d 07h /
31 update andreas 6953d 06h /
30 Made some bugfixes andreas 6954d 09h /
29 Removed UNISIM library jesus 7964d 12h /
28 Added -n option and component declaration jesus 7992d 10h /
27 Added Leonardo .ucf generation jesus 7992d 10h /
26 Updated for ISE 5.1 jesus 7999d 06h /
25 Fixed typo jesus 8008d 22h /
24 Fixed for ISE 5.1 jesus 8008d 22h /
23 Xilinx SSRAM, initial release jesus 8019d 00h /
22 Removed write through jesus 8046d 20h /
21 no message jesus 8047d 00h /
20 Added support for XST jesus 8073d 12h /
19 Updated for wishbone jesus 8142d 02h /
18 Initial release jesus 8142d 02h /
17 Changed baud rate jesus 8142d 02h /
16 Initial release jesus 8142d 02h /
15 Fixed wide rom .ucf generation jesus 8152d 01h /
14 Now it seems to work jesus 8152d 01h /
13 Fixed xilinx ROM generation jesus 8153d 04h /
12 Imported File Structure jesus 8153d 10h /
11 Imprted File Structure jesus 8153d 10h /
10 Imported File Structure jesus 8153d 13h /
9 Initial commit, incomplete jesus 8155d 06h /
8 no message jesus 8164d 15h /
7 Changed baud rate recognition jesus 8164d 15h /
6 Import of D. Wulf's original file jesus 8164d 15h /
5 Removed incorrect comment jesus 8165d 05h /
4 Fixed interrupts and wait states jesus 8166d 02h /
3 Initial import jesus 8170d 04h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.