OpenCores
URL https://opencores.org/ocsvn/t51/t51/trunk

Subversion Repositories t51

[/] - Rev 41

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
41 some updates andreas 6720d 08h /
40 *** empty log message *** andreas 6720d 08h /
39 some updates for T8032 andreas 6720d 08h /
38 some updates andreas 6729d 15h /
37 some updates andreas 6729d 15h /
36 some updates andreas 6729d 19h /
35 some updates andreas 6729d 19h /
34 bugfix for mode 0 andreas 6738d 11h /
33 bugfix for JBC instruction andreas 6750d 17h /
32 bugfix for two subsequent movx instructions andreas 6787d 11h /
31 update andreas 6873d 10h /
30 Made some bugfixes andreas 6874d 13h /
29 Removed UNISIM library jesus 7884d 17h /
28 Added -n option and component declaration jesus 7912d 14h /
27 Added Leonardo .ucf generation jesus 7912d 14h /
26 Updated for ISE 5.1 jesus 7919d 10h /
25 Fixed typo jesus 7929d 02h /
24 Fixed for ISE 5.1 jesus 7929d 02h /
23 Xilinx SSRAM, initial release jesus 7939d 04h /
22 Removed write through jesus 7967d 01h /
21 no message jesus 7967d 05h /
20 Added support for XST jesus 7993d 17h /
19 Updated for wishbone jesus 8062d 06h /
18 Initial release jesus 8062d 06h /
17 Changed baud rate jesus 8062d 06h /
16 Initial release jesus 8062d 06h /
15 Fixed wide rom .ucf generation jesus 8072d 05h /
14 Now it seems to work jesus 8072d 05h /
13 Fixed xilinx ROM generation jesus 8073d 09h /
12 Imported File Structure jesus 8073d 15h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.