OpenCores
URL https://opencores.org/ocsvn/t51/t51/trunk

Subversion Repositories t51

[/] - Rev 45

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
45 *** empty log message *** andreas 6609d 16h /
44 some updates and bugfixes andreas 6609d 16h /
43 bugfix for interrupts at stalled instructions andreas 6692d 10h /
42 *** empty log message *** andreas 6711d 09h /
41 some updates andreas 6711d 09h /
40 *** empty log message *** andreas 6711d 09h /
39 some updates for T8032 andreas 6711d 09h /
38 some updates andreas 6720d 16h /
37 some updates andreas 6720d 16h /
36 some updates andreas 6720d 20h /
35 some updates andreas 6720d 20h /
34 bugfix for mode 0 andreas 6729d 12h /
33 bugfix for JBC instruction andreas 6741d 18h /
32 bugfix for two subsequent movx instructions andreas 6778d 12h /
31 update andreas 6864d 11h /
30 Made some bugfixes andreas 6865d 14h /
29 Removed UNISIM library jesus 7875d 18h /
28 Added -n option and component declaration jesus 7903d 15h /
27 Added Leonardo .ucf generation jesus 7903d 15h /
26 Updated for ISE 5.1 jesus 7910d 11h /
25 Fixed typo jesus 7920d 03h /
24 Fixed for ISE 5.1 jesus 7920d 03h /
23 Xilinx SSRAM, initial release jesus 7930d 05h /
22 Removed write through jesus 7958d 02h /
21 no message jesus 7958d 06h /
20 Added support for XST jesus 7984d 18h /
19 Updated for wishbone jesus 8053d 07h /
18 Initial release jesus 8053d 07h /
17 Changed baud rate jesus 8053d 07h /
16 Initial release jesus 8053d 08h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.