OpenCores
URL https://opencores.org/ocsvn/t80/t80/trunk

Subversion Repositories t80

[/] - Rev 38

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
38 Added Leonardo .ucf generation jesus 7899d 19h /
37 Changed to single register file jesus 7899d 22h /
36 Added component declaration jesus 7899d 22h /
35 Release 0242 jesus 7906d 10h /
34 Updated for ISE 5.1 jesus 7906d 15h /
33 Fixed typo jesus 7916d 07h /
32 Fixed for ISE 5.1 jesus 7916d 07h /
31 Fixed generic name error jesus 7919d 09h /
30 Changed to xilinx specific RAM jesus 7925d 09h /
29 Fixed (IX/IY+d) timing and added all GB op-codes jesus 7925d 09h /
28 Adapted for zxgate jesus 7926d 09h /
27 Xilinx SSRAM, initial release jesus 7926d 09h /
26 Fixed instruction timing for POP and DJNZ jesus 7940d 01h /
25 IX/IY timing and ADC/SBC fix jesus 7941d 11h /
24 no message jesus 7947d 07h /
23 Fixed T2Write jesus 7947d 07h /
22 Added 8080 top level jesus 7947d 08h /
21 no message jesus 7952d 07h /
20 Updated for new T80s generic jesus 7952d 07h /
19 Initial version jesus 7952d 07h /
18 Added T2Write generic jesus 7952d 13h /
17 Removed write through jesus 7954d 06h /
16 no message jesus 7954d 10h /
15 Added clock enable and fixed IM 2 jesus 7961d 09h /
14 Changed to Xilinx ROM jesus 7980d 21h /
13 Initial import jesus 7980d 21h /
12 Initial import jesus 7980d 21h /
11 Added support for XST jesus 7980d 22h /
10 Added dummy files jesus 7980d 22h /
9 Initial import jesus 7982d 09h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.