OpenCores
URL https://opencores.org/ocsvn/tv80/tv80/trunk

Subversion Repositories tv80

[/] - Rev 65

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
65 Major restructuring of simple_gmii block.

1) Changed simple_gmii block to simple_gmii_core
2) Migrated RAM instances out of core into top level
3) Removed CPU interface logic and created CPU interface block using
register generator
4) Changed status register to interrupt register and added interrupt
logic
ghutchis 7076d 12h /
64 Created rgen script and expanded available register types ghutchis 7077d 11h /
63 Added simple regression script. -r command runs all tests (serially),
-c command checks results after all tests have completed.
ghutchis 7111d 16h /
62 Reset timeout counter whenever a message is printed ghutchis 7111d 16h /
61 Added timeout disable for large buf sizes ghutchis 7111d 16h /
60 Added ifdef TV80_REFRESH, to remove refresh logic by default. Also
ran untabify to remove tabs from source code.
ghutchis 7111d 16h /
59 Added lib for generating MPU interfaces ghutchis 7111d 16h /
58 Made TX path async
Made TX clock input instead of output
ghutchis 7151d 03h /
57 Optimized read-back of data using INIR instruction ghutchis 7151d 10h /
56 Updated env for simple_gmii with async clk ghutchis 7151d 10h /
55 Added documentation of core area and the simple GMII interface block. ghutchis 7151d 12h /
54 Test program for network interface ghutchis 7153d 09h /
53 Added environment hooks for using and testing the GMII interface ghutchis 7153d 09h /
52 Added simple GMII-like interface for testing ghutchis 7153d 09h /
51 More restructuring-related code ghutchis 7153d 10h /
50 Basic synthesis script for timing/area comparison ghutchis 7168d 13h /
49 New file list for restructured core ghutchis 7168d 13h /
48 Created branch for restructuring effort ghutchis 7168d 13h /
47 This commit was manufactured by cvs2svn to create branch 'restruc2'. 7168d 13h /
46 This commit was manufactured by cvs2svn to create branch 'restruc1'. 7168d 13h /
45 Added negedge version of top ghutchis 7168d 13h /
44 Updated run script for better dump control ghutchis 7168d 16h /
43 Fixed assembly routines for blk mem copy test ghutchis 7191d 04h /
42 Added decode of OUT (##),A instruction
Removed dump-by-default and added DUMP_START define
ghutchis 7191d 04h /
41 Added random-read value port ghutchis 7193d 08h /
40 Added random-read port and block memory instruction test ghutchis 7193d 08h /
39 Added checksum port definitions, and test for block-OUT instructions ghutchis 7193d 10h /
38 Added command-line options for help (-h) and run with instruction decode (-d) ghutchis 7195d 02h /
37 Added new I/O registers for testing block I/O ghutchis 7195d 02h /
36 Removed default instruction decode ghutchis 7195d 02h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.