URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

[/] - Rev 32

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
32	Updated the testbench to match the new wishbone interface.	mikaeljf	5235d 03h	/
31	Added Xilinx primitive for dff_sr.v module, updated rtl-Makefile adn simulation scripts.	mikaeljf	5236d 20h	/
30	Added Xilinx primitive for dff_sr.v module, updated rtl-Makefile adn simulation scripts.	mikaeljf	5236d 20h	/
29	Adapted the test bench to the new wishbone interface.	mikaeljf	5240d 20h	/
28	Fixed typos and updated the rtl Makefile and Altera-Modelsim script. Modified the counter-excel file and added missing module 'dff_sr.v'.	mikaeljf	5240d 22h	/
27		unneback	5244d 13h	/
26	compiles OK, not simulated	unneback	5246d 12h	/
25		unneback	5246d 15h	/
24	Updated the memory controller according to recent update of Versatile_counter. Modified the rtl Makefile and added an excel file with counter definitions.	mikaeljf	5247d 02h	/
23	Removed redundant code.	mikaeljf	5254d 19h	/
22	Updated the Altera timing constraints file, also minor updates of defines file and Makefile.	mikaeljf	5256d 15h	/
21	Updated the Altera timing constraints file (.sdc).	mikaeljf	5260d 18h	/
20	Minor update of sdc-file.	mikaeljf	5262d 20h	/
19	Added do-file for Modelsim waveform viewer.	mikaeljf	5269d 00h	/
18	Updated the rtl/verilog Makefile and the bench Makefile.	mikaeljf	5269d 21h	/
17	Modified rtl Makefile and tb_defines.v	mikaeljf	5272d 20h	/
16	Added fizzim.pl	mikaeljf	5272d 21h	/
15	Added module 'dcm_pll.v' with Xilinx DCM and Altera altpll, also added module 'ddr_ff.v' with Xilinx IDDR/ODDR and Altera altddio_in/altddio_out. Added simple simulation script for Xilinx and Altera. Added simple synthesis script and SDC timing constraints for Altera.	mikaeljf	5273d 21h	/
14	Added external feedback of DDR SDRAM clock.	mikaeljf	5363d 23h	/
13	Modified DDR FSM for read and write, added counters for burst length, read/write latency, write recovery time etc. Added DCM with external feedback.	mikaeljf	5364d 02h	/
12	Minor update of whishbone FSMs in TB	mikaeljf	5374d 03h	/
11	Initial version with support for DDR	mikaeljf	5374d 14h	/
10		unneback	5401d 22h	/
9	testbench	unneback	5401d 23h	/
8		unneback	5497d 19h	/
7		unneback	5497d 19h	/
6		unneback	5497d 19h	/
5	pass initial testing	unneback	5497d 19h	/
4		unneback	5498d 22h	/
3		unneback	5499d 01h	/

Browse

Tools

Subversion Repositories versatile_mem_ctrl

[/] - Rev 32

Filtering Options