OpenCores
URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

[/] - Rev 88

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
88 unneback 5076d 07h /
87 unneback 5076d 07h /
86 mikaeljf 5128d 14h /
85 Added a versatile_mem_ctrl specific version of the flag generation module in the versatile fifo. mikaeljf 5129d 14h /
84 mikaeljf 5133d 13h /
83 mikaeljf 5134d 08h /
82 mikaeljf 5134d 12h /
81 mikaeljf 5135d 09h /
80 mikaeljf 5135d 10h /
79 Added defines that fix bugs with slow wishbone clocks doing burst writes julius 5173d 00h /
78 Burst writing working again, although its mostly hardcoded to burst 4. Also added a fix for when the RAM and bus clocks are about the same speed, to avoid buffer overrun julius 5175d 07h /
77 SDR 16 registering of current_fifo_empty signal in top, appropriate control alterations in fsm_sdr_16 julius 5183d 05h /
76 Changed SDR16 synthesis useioff location, fsm_wb acking logic, default SDR build is for 16m part now julius 5188d 06h /
75 mikaeljf 5188d 07h /
74 Minor update of rtl Makefile. mikaeljf 5192d 06h /
73 Minor updates to fix lost revisions 69 and 70. mikaeljf 5192d 07h /
72 Restored lost revisions 69 and 70. mikaeljf 5192d 08h /
71 Replacing versatile_mem_ctrl_top with revisino 68 version but with top level ack fix. May lose some of revision 69 and 70 changes julius 5192d 09h /
70 mikaeljf 5195d 15h /
69 mikaeljf 5196d 12h /
68 cleaqnup unneback 5198d 00h /
67 added FSM for wb if unneback 5198d 00h /
66 unneback 5198d 03h /
65 added unneback 5198d 03h /
64 Changed sdr 16 FSM to use defines instead of parameters which were somehow screwing up synplify, reinstated used of sdr_16_defines.v file julius 5199d 02h /
63 Fixed a couple of sdr_16 bugs to do with tracking of opened banks julius 5199d 10h /
62 Added note to sdr_16_defines.v asking if it's still used julius 5199d 12h /
61 Fixed blocking/nonblocking assign issue in sdr_16 fsm julius 5203d 10h /
60 Added synthesis directives ensuring registering of right signals in IOBs for sdr16 controller. Removed comment stripping from vppreproc command for sdr_16 creation. julius 5203d 10h /
59 counter changed to shift register unneback 5203d 12h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.