URL https://opencores.org/ocsvn/vga_lcd/vga_lcd/trunk

Subversion Repositories vga_lcd

[/] - Rev 29

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
29	Added wb_ack delay section to testbench	rherveille	8208d 20h	/
28	Changed counter-library. Changed vga-core. Added 32bpp mode.	rherveille	8218d 22h	/
27	Added 32bpp Fixed some typos Added bandwidth section	rherveille	8218d 22h	/
26	Added 32bpp tests	rherveille	8218d 22h	/
25	C-include file. Initial release	rherveille	8285d 15h	/
24	Updated testbench for VGA/LCD Core version 2.0	rherveille	8292d 18h	/
23	Added Copyright/Licence header	rherveille	8293d 14h	/
22	VGA Core v2.0 Document revision 0.7	rherveille	8313d 11h	/
21	VGA Core v2.0 Document revision 0.7	rherveille	8313d 11h	/
20	Switched parameter order.	rherveille	8322d 15h	/
19	Major revisions throughout the core. Moved Color Lookup Table inside core. Changed control & status register contents. Changed port names to be conform to new naming convention. Fixed bug in CAB assertion. Changed video memory address generation. and many more ....	rherveille	8322d 16h	/
18	Removed files. They are not used anymore.	rherveille	8351d 14h	/
17	Major rework. Included generic memory models. Core now supports pixel clocks at same speed as wishbone clock (except for 8bpp color mode)	rherveille	8351d 14h	/
16	- Changed Directory Structure - Added verilog Source Code - Changed IO pin names and defines statements	rudi	8378d 20h	/
15	Created directory structure (documentation, vhdl, verilog)	rherveille	8414d 10h	/
14	Added CLUT bank switching. Replaced multiplier with simple counters. Fixed timing bug.	rherveille	8415d 05h	/
13	Replaced csm.vhd by csm_pb.vhd. Core does not require CLKx2 clock anymore.	rherveille	8415d 17h	/
12	Added new top-level and sub-level (vga_and_clut.vhd & csm.vhd); adds color-lookup-table to the VGA core (i.e. on-chip CLUT). Ram generation has been tested with Altera and Xilinx parts.	rherveille	8424d 21h	/
11	Major bug fixes in Wishbone Master and ColorProcessor blocks. Core did not respond correctly to delayed ACK_I signals. Added built-in Color Lookup Tables.	rherveille	8424d 21h	/
10	Design now uses Xilinx-BlockRAMs instead of selectRAM	rherveille	8431d 12h	/
9	no message	rherveille	8432d 06h	/
8	Revised core. Removed unused signals	rherveille	8437d 14h	/
7	revised counter.vhd	rherveille	8441d 16h	/
6	no message	rherveille	8442d 15h	/
5	Fixed a bug in wishbone master. Updated simulation files also	rherveille	8446d 15h	/
4	changed wishbone address sections.	rherveille	8457d 16h	/
3	This commit was manufactured by cvs2svn to create tag 'beta'.		8470d 20h	/
2	initial release	rherveille	8470d 20h	/
1	Standard project directories initialized by cvs2svn.		8470d 20h	/

Browse

Tools

Subversion Repositories vga_lcd

[/] - Rev 29

Filtering Options