URL https://opencores.org/ocsvn/vga_lcd/vga_lcd/trunk

Subversion Repositories vga_lcd

[/] - Rev 62

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
62	New directory structure.	root	5586d 19h	/
61	This commit was manufactured by cvs2svn to create tag 'rel_19'.		7581d 16h	/
60	all WB outputs are registered, but just when we dont use cursors	markom	7581d 16h	/
59	Removed ctrl register's clut and vide bank switch from the register test. As they get reset automatically. This may result to erroneous errors.	rherveille	7613d 22h	/
58	Enabled Fifo Underrun test	rherveille	7613d 22h	/
57	1) Rewrote vga_fifo_dc. It now uses gray codes and a more elaborate anti-metastability scheme. 2) Changed top level and pixel generator to reflect changes in the fifo. 3) Changed a bug in vga_fifo. 4) Changed pixel generator and wishbone master to reflect changes.	rherveille	7634d 17h	/
56	Removed 'or negedge arst' from sluint/luint sensitivity list	rherveille	7663d 14h	/
55	Initial release.	rherveille	7720d 14h	/
54	Added DVI tests	rherveille	7720d 14h	/
53	Fixed some Wishbone RevB.3 related bugs. Changed layout of the core. Blocks are located more logically now. Started work on a dual clocked/double edge 12bit output. Commonly used by external devices like DVI transmitters.	rherveille	7720d 19h	/
52	Numerous updates and added checks	rherveille	7720d 19h	/
51	Forgot to change document revision number	rherveille	7768d 14h	/
50	Forgot to change document revision	rherveille	7768d 14h	/
49	Added WISHBONE revB.3 signals	rherveille	7768d 15h	/
48	WISHBONE revB.3 signals added	rherveille	7768d 15h	/
47	Added wb_b3_check Removed ud_cnt, ro_cnt	rherveille	7769d 11h	/
46	Added WISHBONE revB.3 sanity checks	rherveille	7769d 12h	/
45	Changed timing generator; made it smaller and easier.	rherveille	7769d 16h	/
44	Changed timing section in VGA core, changed testbench accordingly. Fixed bug in 'timing check' test.	rherveille	7769d 17h	/
43	Added WISHBONE revB.3 Registered Feedback Cycles support	rherveille	7770d 07h	/
42	This commit was manufactured by cvs2svn to create tag 'rel_1'.		8102d 17h	/
41	specs version 1.1	rherveille	8102d 17h	/
40	no message	rherveille	8102d 18h	/
39	Changed video timing generator. Changed wishbone master vertical gate count code. Fixed a potential bug in the wishbone slave (cursor color register readout).	rherveille	8102d 19h	/
38	Changed testbench to reflect modified VGA timing generator.	rherveille	8102d 19h	/
37	Fixed a potential reset bug in the hint & vint generation.	rherveille	8117d 22h	/
36	Fixed two small bugs that only showed up when the hardware cursors were disabled	rherveille	8126d 00h	/
35	no message	rherveille	8126d 03h	/
34	Added hardware cursor support to wishbone master. Added provision to turn-off 3D cursors. Fixed some minor bugs.	rherveille	8149d 13h	/
33	Added 64x64pixels 4bpp hardware cursor support.	rherveille	8149d 18h	/

Browse

Tools

Subversion Repositories vga_lcd

[/] - Rev 62

Filtering Options