OpenCores
URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] - Rev 54

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
54 complete rewrite of the bus arbitration module. Moved system test registers to new WISHBONE slave module. rehayes 5307d 13h /
53 Extensive changes to fix errors in how wait state are handled by the master bus interface and the RISC control logic. Fix to slave mode WISHBONE ack signal. rehayes 5307d 13h /
52 Minor changes to aide waveform debug rehayes 5307d 13h /
51 Corrections to ADC and SBC instructions, First pass at documentaion instruction set details rehayes 5323d 09h /
50 incremental update to match status bit changes rehayes 5323d 09h /
49 First pass with instruction set details rehayes 5323d 09h /
48 Update for SBC ana ADC condition code changes rehayes 5323d 10h /
47 Fix status bit error in ADC and SBC instruction, fix error in thread startup. rehayes 5323d 10h /
46 Update to remove stack registers and add new register text. rehayes 5355d 08h /
45 Update to remove stack registers and add new register text. rehayes 5355d 08h /
44 Update for single program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5357d 06h /
43 Update for single program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5357d 07h /
42 Update for singel program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5357d 07h /
41 Update for singel program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5358d 09h /
40 Update for single program counter adder rehayes 5378d 12h /
39 delete rehayes 5386d 13h /
38 Nov 9 2009 update notes rehayes 5386d 14h /
37 RAM model breakout for testbench rehayes 5386d 14h /
36 Added bus arbitration for slave bus, but not fully functional yet. Added byte lane selects to task calls. rehayes 5386d 14h /
35 Add byte lane select input to all tasks rehayes 5386d 14h /
34 minor changes related to wishbone master interface rehayes 5386d 14h /
33 Update with some new pin information rehayes 5386d 14h /
32 added ram block rehayes 5386d 14h /
31 Cleanup for MAX_CHANNEL bus rehayes 5398d 09h /
30 Added pins debud_mode_i and secure_mode_i. Cleanup for xgif bus rehayes 5398d 09h /
29 Added some constant assigments, still needs more work to complete rehayes 5398d 09h /
28 Added comment line rehayes 5398d 09h /
27 Subversion test, no actual code changes rehayes 5411d 07h /
26 Add synopsys commands, add else defaults for semphore state machine. rehayes 5413d 10h /
25 Fix connected net name rehayes 5413d 11h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.