OpenCores
URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] - Rev 58

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
58 WISHBONE Bus update. rehayes 5263d 14h /
57 Traded 16 data registers for 5 address regester when wait states are enabled. rehayes 5263d 17h /
56 Extensive changes to testbench and the Xgate master bus interface and the way the RISC handles wait states. rehayes 5279d 18h /
55 Minor change to instruction set details. rehayes 5279d 18h /
54 complete rewrite of the bus arbitration module. Moved system test registers to new WISHBONE slave module. rehayes 5279d 18h /
53 Extensive changes to fix errors in how wait state are handled by the master bus interface and the RISC control logic. Fix to slave mode WISHBONE ack signal. rehayes 5279d 18h /
52 Minor changes to aide waveform debug rehayes 5279d 18h /
51 Corrections to ADC and SBC instructions, First pass at documentaion instruction set details rehayes 5295d 15h /
50 incremental update to match status bit changes rehayes 5295d 15h /
49 First pass with instruction set details rehayes 5295d 15h /
48 Update for SBC ana ADC condition code changes rehayes 5295d 15h /
47 Fix status bit error in ADC and SBC instruction, fix error in thread startup. rehayes 5295d 15h /
46 Update to remove stack registers and add new register text. rehayes 5327d 14h /
45 Update to remove stack registers and add new register text. rehayes 5327d 14h /
44 Update for single program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5329d 12h /
43 Update for single program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5329d 12h /
42 Update for singel program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5329d 13h /
41 Update for singel program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5330d 15h /
40 Update for single program counter adder rehayes 5350d 17h /
39 delete rehayes 5358d 18h /
38 Nov 9 2009 update notes rehayes 5358d 19h /
37 RAM model breakout for testbench rehayes 5358d 19h /
36 Added bus arbitration for slave bus, but not fully functional yet. Added byte lane selects to task calls. rehayes 5358d 19h /
35 Add byte lane select input to all tasks rehayes 5358d 19h /
34 minor changes related to wishbone master interface rehayes 5358d 19h /
33 Update with some new pin information rehayes 5358d 20h /
32 added ram block rehayes 5358d 20h /
31 Cleanup for MAX_CHANNEL bus rehayes 5370d 15h /
30 Added pins debud_mode_i and secure_mode_i. Cleanup for xgif bus rehayes 5370d 15h /
29 Added some constant assigments, still needs more work to complete rehayes 5370d 15h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.