OpenCores
URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] - Rev 70

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
70 Updated with interrupt bypass controll registers. rehayes 5167d 08h /
69 New test to verify irq interrupt priority encoder. rehayes 5167d 08h /
68 Added new test for interrupt priority and updated WISHBONE slave module with semaphore register. rehayes 5167d 08h /
67 Added irq bypass function and controll registers. Made lowest interrupt index highest priority. rehayes 5167d 09h /
66 Fix testbench and RISC core related to debug mode and wait states. rehayes 5187d 04h /
65 Parameterize delays based on number of RAM wait states. rehayes 5187d 04h /
64 Fixed more bugs related to wait states and debug mode. rehayes 5187d 04h /
63 Remove historical output ports that are no longer used. rehayes 5197d 04h /
62 Cleanup implicit wire declarations. rehayes 5197d 04h /
61 Update to RISC block to fix DEBUG mode, testbench update rehayes 5204d 03h /
60 Add ability at insert wait states on RAM access rehayes 5204d 04h /
59 Fix bug in entering DEBUG mode from WB bus command rehayes 5204d 04h /
58 WISHBONE Bus update. rehayes 5256d 03h /
57 Traded 16 data registers for 5 address regester when wait states are enabled. rehayes 5256d 06h /
56 Extensive changes to testbench and the Xgate master bus interface and the way the RISC handles wait states. rehayes 5272d 07h /
55 Minor change to instruction set details. rehayes 5272d 07h /
54 complete rewrite of the bus arbitration module. Moved system test registers to new WISHBONE slave module. rehayes 5272d 07h /
53 Extensive changes to fix errors in how wait state are handled by the master bus interface and the RISC control logic. Fix to slave mode WISHBONE ack signal. rehayes 5272d 07h /
52 Minor changes to aide waveform debug rehayes 5272d 07h /
51 Corrections to ADC and SBC instructions, First pass at documentaion instruction set details rehayes 5288d 04h /
50 incremental update to match status bit changes rehayes 5288d 04h /
49 First pass with instruction set details rehayes 5288d 04h /
48 Update for SBC ana ADC condition code changes rehayes 5288d 04h /
47 Fix status bit error in ADC and SBC instruction, fix error in thread startup. rehayes 5288d 04h /
46 Update to remove stack registers and add new register text. rehayes 5320d 03h /
45 Update to remove stack registers and add new register text. rehayes 5320d 03h /
44 Update for single program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5322d 01h /
43 Update for single program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5322d 01h /
42 Update for singel program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5322d 02h /
41 Update for singel program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5323d 04h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.