OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_12/] - Rev 135

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
135 prepared start of receiving if ren is not active. simont 7745d 12h /8051/tags/rel_12/
134 fix bug in case execution of two data dependent instructions. simont 7745d 12h /8051/tags/rel_12/
133 fix bug in substraction. simont 7745d 15h /8051/tags/rel_12/
132 change branch instruction execution (reduse needed clock periods). simont 7749d 06h /8051/tags/rel_12/
131 prepare programs for new timing. simont 7749d 06h /8051/tags/rel_12/
130 prepared programs for new timing. simont 7749d 06h /8051/tags/rel_12/
129 updated... simont 7749d 06h /8051/tags/rel_12/
128 chance idat_ir to 24 bit wide simont 7758d 13h /8051/tags/rel_12/
127 fix bug (cyc_o and stb_o) simont 7758d 13h /8051/tags/rel_12/
126 define OC8051_XILINX_RAMB added simont 7758d 13h /8051/tags/rel_12/
125 update, add prescaler, rclk, tclk. simont 7758d 13h /8051/tags/rel_12/
124 add support for external rom from xilinx ramb4 simont 7758d 13h /8051/tags/rel_12/
123 fiz bug iv pcs operation. simont 7760d 09h /8051/tags/rel_12/
122 deifne OC8051_ROM added simont 7763d 13h /8051/tags/rel_12/
121 Change pc add value from 23'h to 16'h simont 7763d 13h /8051/tags/rel_12/
120 defines for pherypherals added simont 7764d 10h /8051/tags/rel_12/
119 remove signal sbuf_txd [12:11] simont 7764d 14h /8051/tags/rel_12/
118 change wr_sft to 2 bit wire. simont 7765d 07h /8051/tags/rel_12/
117 Register oc8051_sfr dato output, add signal wait_data. simont 7765d 07h /8051/tags/rel_12/
116 change sfr's interface. simont 7767d 08h /8051/tags/rel_12/
115 change uart to meet timing. simont 7767d 10h /8051/tags/rel_12/
114 remove t2mod register simont 7770d 12h /8051/tags/rel_12/
113 signal prsc_ow added. simont 7770d 13h /8051/tags/rel_12/
112 change timers to meet timing specifications (add divider with 12) simont 7770d 13h /8051/tags/rel_12/
111 Remove instruction cache and wb_interface simont 7771d 04h /8051/tags/rel_12/
110 change adr_i and adr_o length. simont 7771d 04h /8051/tags/rel_12/
109 add `include "oc8051_defines.v" simont 7771d 04h /8051/tags/rel_12/
108 fix some bugs, use oc8051_cache_ram. simont 7771d 04h /8051/tags/rel_12/
107 Include instruction cache. simont 7771d 04h /8051/tags/rel_12/
106 generic_dpram used simont 7772d 07h /8051/tags/rel_12/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.