OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_12/] - Rev 168

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
168 modify program list. simont 7687d 17h /8051/tags/rel_12/
167 add readmem for ea. simont 7690d 23h /8051/tags/rel_12/
166 Change test monitor from ports to external data memory. simont 7691d 16h /8051/tags/rel_12/
165 remove dumpvars. simont 7691d 20h /8051/tags/rel_12/
164 initial inport. simont 7691d 21h /8051/tags/rel_12/
163 initial inport simont 7691d 21h /8051/tags/rel_12/
162 initial inport. simont 7691d 22h /8051/tags/rel_12/
161 fix file names. simont 7691d 22h /8051/tags/rel_12/
160 initial inport. simont 7691d 22h /8051/tags/rel_12/
159 initial inport. simont 7691d 22h /8051/tags/rel_12/
158 fix bug. simont 7691d 22h /8051/tags/rel_12/
157 change data output. simont 7691d 22h /8051/tags/rel_12/
156 add FREQ paremeter. simont 7691d 22h /8051/tags/rel_12/
155 add aditional tests. simont 7691d 22h /8051/tags/rel_12/
154 File name fixed. simont 7692d 17h /8051/tags/rel_12/
153 `ifdef added. simont 7693d 16h /8051/tags/rel_12/
152 sub_result output added. simont 7693d 16h /8051/tags/rel_12/
151 remove pc_r register. simont 7693d 16h /8051/tags/rel_12/
150 fix some bugs. simont 7693d 16h /8051/tags/rel_12/
149 pipelined acces to axternal instruction interface added. simont 7693d 16h /8051/tags/rel_12/
148 include "8051_defines" added. simont 7693d 16h /8051/tags/rel_12/
146 fix bug in movc intruction. simont 7715d 17h /8051/tags/rel_12/
145 fix bug in case of sequence of inc dptr instrucitons. simont 7720d 21h /8051/tags/rel_12/
144 chsnge comp.des to des1 simont 7720d 21h /8051/tags/rel_12/
143 add wire sub_result, conect it to des_acc and des1. simont 7720d 21h /8051/tags/rel_12/
142 optimize state machine. simont 7721d 22h /8051/tags/rel_12/
141 remove define OC8051_AS2_PCL, chane signal src_sel2 to 2 bit wide. simont 7722d 00h /8051/tags/rel_12/
140 cahnge assigment to pc_wait (remove istb_o) simont 7722d 00h /8051/tags/rel_12/
139 add aditional alu destination to solve critical path. simont 7722d 18h /8051/tags/rel_12/
138 Change buffering to save one clock per instruction. simont 7722d 18h /8051/tags/rel_12/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.