OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_12/] [bench/] [verilog/] - Rev 186

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
186 root 5546d 17h /8051/tags/rel_12/bench/verilog/
185 root 5602d 18h /8051/tags/rel_12/bench/verilog/
182 This commit was manufactured by cvs2svn to create tag 'rel_12'. 7681d 10h /8051/tags/rel_12/bench/verilog/
167 add readmem for ea. simont 7706d 22h /8051/tags/rel_12/bench/verilog/
166 Change test monitor from ports to external data memory. simont 7707d 15h /8051/tags/rel_12/bench/verilog/
165 remove dumpvars. simont 7707d 19h /8051/tags/rel_12/bench/verilog/
157 change data output. simont 7707d 21h /8051/tags/rel_12/bench/verilog/
156 add FREQ paremeter. simont 7707d 21h /8051/tags/rel_12/bench/verilog/
125 update, add prescaler, rclk, tclk. simont 7757d 22h /8051/tags/rel_12/bench/verilog/
124 add support for external rom from xilinx ramb4 simont 7757d 22h /8051/tags/rel_12/bench/verilog/
120 defines for pherypherals added simont 7763d 19h /8051/tags/rel_12/bench/verilog/
111 Remove instruction cache and wb_interface simont 7770d 13h /8051/tags/rel_12/bench/verilog/
103 rename signals simont 7771d 17h /8051/tags/rel_12/bench/verilog/
97 initial inport simont 7771d 21h /8051/tags/rel_12/bench/verilog/
84 remove wb_bus_mon simont 7850d 18h /8051/tags/rel_12/bench/verilog/
74 add module oc8051_wb_iinterface simont 7927d 16h /8051/tags/rel_12/bench/verilog/
68 add instruction cache and DELAY parameters for external ram, rom simont 7931d 19h /8051/tags/rel_12/bench/verilog/
59 add external rom simont 7938d 13h /8051/tags/rel_12/bench/verilog/
46 prepared header simont 7955d 15h /8051/tags/rel_12/bench/verilog/
37 added signals ack, stb and cyc simont 7982d 17h /8051/tags/rel_12/bench/verilog/
4 Code repaired to satisfy the linter; testbech fails markom 8002d 21h /8051/tags/rel_12/bench/verilog/
2 Initial CVS import simont 8018d 19h /8051/tags/rel_12/bench/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.