OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_12/] [rtl/] - Rev 146

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
146 fix bug in movc intruction. simont 7725d 08h /8051/tags/rel_12/rtl/
145 fix bug in case of sequence of inc dptr instrucitons. simont 7730d 11h /8051/tags/rel_12/rtl/
144 chsnge comp.des to des1 simont 7730d 11h /8051/tags/rel_12/rtl/
143 add wire sub_result, conect it to des_acc and des1. simont 7730d 11h /8051/tags/rel_12/rtl/
142 optimize state machine. simont 7731d 13h /8051/tags/rel_12/rtl/
141 remove define OC8051_AS2_PCL, chane signal src_sel2 to 2 bit wide. simont 7731d 14h /8051/tags/rel_12/rtl/
140 cahnge assigment to pc_wait (remove istb_o) simont 7731d 14h /8051/tags/rel_12/rtl/
139 add aditional alu destination to solve critical path. simont 7732d 08h /8051/tags/rel_12/rtl/
138 Change buffering to save one clock per instruction. simont 7732d 08h /8051/tags/rel_12/rtl/
137 change to fit xrom. simont 7732d 13h /8051/tags/rel_12/rtl/
136 registering outputs. simont 7732d 13h /8051/tags/rel_12/rtl/
135 prepared start of receiving if ren is not active. simont 7738d 13h /8051/tags/rel_12/rtl/
134 fix bug in case execution of two data dependent instructions. simont 7738d 13h /8051/tags/rel_12/rtl/
133 fix bug in substraction. simont 7738d 15h /8051/tags/rel_12/rtl/
132 change branch instruction execution (reduse needed clock periods). simont 7742d 07h /8051/tags/rel_12/rtl/
128 chance idat_ir to 24 bit wide simont 7751d 14h /8051/tags/rel_12/rtl/
127 fix bug (cyc_o and stb_o) simont 7751d 14h /8051/tags/rel_12/rtl/
126 define OC8051_XILINX_RAMB added simont 7751d 14h /8051/tags/rel_12/rtl/
123 fiz bug iv pcs operation. simont 7753d 09h /8051/tags/rel_12/rtl/
122 deifne OC8051_ROM added simont 7756d 14h /8051/tags/rel_12/rtl/
121 Change pc add value from 23'h to 16'h simont 7756d 14h /8051/tags/rel_12/rtl/
120 defines for pherypherals added simont 7757d 11h /8051/tags/rel_12/rtl/
119 remove signal sbuf_txd [12:11] simont 7757d 15h /8051/tags/rel_12/rtl/
118 change wr_sft to 2 bit wire. simont 7758d 08h /8051/tags/rel_12/rtl/
117 Register oc8051_sfr dato output, add signal wait_data. simont 7758d 08h /8051/tags/rel_12/rtl/
116 change sfr's interface. simont 7760d 09h /8051/tags/rel_12/rtl/
115 change uart to meet timing. simont 7760d 11h /8051/tags/rel_12/rtl/
114 remove t2mod register simont 7763d 13h /8051/tags/rel_12/rtl/
113 signal prsc_ow added. simont 7763d 13h /8051/tags/rel_12/rtl/
112 change timers to meet timing specifications (add divider with 12) simont 7763d 13h /8051/tags/rel_12/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.