OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_19/] - Rev 167

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
167 add readmem for ea. simont 7692d 05h /8051/tags/rel_19/
166 Change test monitor from ports to external data memory. simont 7692d 23h /8051/tags/rel_19/
165 remove dumpvars. simont 7693d 03h /8051/tags/rel_19/
164 initial inport. simont 7693d 04h /8051/tags/rel_19/
163 initial inport simont 7693d 04h /8051/tags/rel_19/
162 initial inport. simont 7693d 04h /8051/tags/rel_19/
161 fix file names. simont 7693d 04h /8051/tags/rel_19/
160 initial inport. simont 7693d 04h /8051/tags/rel_19/
159 initial inport. simont 7693d 05h /8051/tags/rel_19/
158 fix bug. simont 7693d 05h /8051/tags/rel_19/
157 change data output. simont 7693d 05h /8051/tags/rel_19/
156 add FREQ paremeter. simont 7693d 05h /8051/tags/rel_19/
155 add aditional tests. simont 7693d 05h /8051/tags/rel_19/
154 File name fixed. simont 7693d 23h /8051/tags/rel_19/
153 `ifdef added. simont 7694d 23h /8051/tags/rel_19/
152 sub_result output added. simont 7694d 23h /8051/tags/rel_19/
151 remove pc_r register. simont 7694d 23h /8051/tags/rel_19/
150 fix some bugs. simont 7694d 23h /8051/tags/rel_19/
149 pipelined acces to axternal instruction interface added. simont 7694d 23h /8051/tags/rel_19/
148 include "8051_defines" added. simont 7694d 23h /8051/tags/rel_19/
146 fix bug in movc intruction. simont 7716d 23h /8051/tags/rel_19/
145 fix bug in case of sequence of inc dptr instrucitons. simont 7722d 03h /8051/tags/rel_19/
144 chsnge comp.des to des1 simont 7722d 03h /8051/tags/rel_19/
143 add wire sub_result, conect it to des_acc and des1. simont 7722d 03h /8051/tags/rel_19/
142 optimize state machine. simont 7723d 05h /8051/tags/rel_19/
141 remove define OC8051_AS2_PCL, chane signal src_sel2 to 2 bit wide. simont 7723d 06h /8051/tags/rel_19/
140 cahnge assigment to pc_wait (remove istb_o) simont 7723d 06h /8051/tags/rel_19/
139 add aditional alu destination to solve critical path. simont 7724d 00h /8051/tags/rel_19/
138 Change buffering to save one clock per instruction. simont 7724d 00h /8051/tags/rel_19/
137 change to fit xrom. simont 7724d 05h /8051/tags/rel_19/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.