URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_19/] [rtl/] - Rev 175

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
175	initial inport.	simont	7718d 13h	/8051/tags/rel_19/rtl/
174	ram modules added.	simont	7718d 13h	/8051/tags/rel_19/rtl/
173	simualtion `ifdef added	simont	7718d 13h	/8051/tags/rel_19/rtl/
172	BIST signals added.	simont	7721d 12h	/8051/tags/rel_19/rtl/
171	fix bug in DA operation.	simont	7729d 10h	/8051/tags/rel_19/rtl/
158	fix bug.	simont	7733d 15h	/8051/tags/rel_19/rtl/
153	`ifdef added.	simont	7735d 09h	/8051/tags/rel_19/rtl/
152	sub_result output added.	simont	7735d 09h	/8051/tags/rel_19/rtl/
151	remove pc_r register.	simont	7735d 09h	/8051/tags/rel_19/rtl/
150	fix some bugs.	simont	7735d 09h	/8051/tags/rel_19/rtl/
149	pipelined acces to axternal instruction interface added.	simont	7735d 10h	/8051/tags/rel_19/rtl/
148	include "8051_defines" added.	simont	7735d 10h	/8051/tags/rel_19/rtl/
146	fix bug in movc intruction.	simont	7757d 10h	/8051/tags/rel_19/rtl/
145	fix bug in case of sequence of inc dptr instrucitons.	simont	7762d 14h	/8051/tags/rel_19/rtl/
144	chsnge comp.des to des1	simont	7762d 14h	/8051/tags/rel_19/rtl/
143	add wire sub_result, conect it to des_acc and des1.	simont	7762d 14h	/8051/tags/rel_19/rtl/
142	optimize state machine.	simont	7763d 15h	/8051/tags/rel_19/rtl/
141	remove define OC8051_AS2_PCL, chane signal src_sel2 to 2 bit wide.	simont	7763d 17h	/8051/tags/rel_19/rtl/
140	cahnge assigment to pc_wait (remove istb_o)	simont	7763d 17h	/8051/tags/rel_19/rtl/
139	add aditional alu destination to solve critical path.	simont	7764d 11h	/8051/tags/rel_19/rtl/
138	Change buffering to save one clock per instruction.	simont	7764d 11h	/8051/tags/rel_19/rtl/
137	change to fit xrom.	simont	7764d 16h	/8051/tags/rel_19/rtl/
136	registering outputs.	simont	7764d 16h	/8051/tags/rel_19/rtl/
135	prepared start of receiving if ren is not active.	simont	7770d 15h	/8051/tags/rel_19/rtl/
134	fix bug in case execution of two data dependent instructions.	simont	7770d 15h	/8051/tags/rel_19/rtl/
133	fix bug in substraction.	simont	7770d 18h	/8051/tags/rel_19/rtl/
132	change branch instruction execution (reduse needed clock periods).	simont	7774d 09h	/8051/tags/rel_19/rtl/
128	chance idat_ir to 24 bit wide	simont	7783d 17h	/8051/tags/rel_19/rtl/
127	fix bug (cyc_o and stb_o)	simont	7783d 17h	/8051/tags/rel_19/rtl/
126	define OC8051_XILINX_RAMB added	simont	7783d 17h	/8051/tags/rel_19/rtl/

Browse

Tools

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_19/] [rtl/] - Rev 175

Filtering Options