OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_2/] - Rev 158

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
158 fix bug. simont 7692d 15h /8051/tags/rel_2/
157 change data output. simont 7692d 15h /8051/tags/rel_2/
156 add FREQ paremeter. simont 7692d 15h /8051/tags/rel_2/
155 add aditional tests. simont 7692d 15h /8051/tags/rel_2/
154 File name fixed. simont 7693d 10h /8051/tags/rel_2/
153 `ifdef added. simont 7694d 09h /8051/tags/rel_2/
152 sub_result output added. simont 7694d 09h /8051/tags/rel_2/
151 remove pc_r register. simont 7694d 09h /8051/tags/rel_2/
150 fix some bugs. simont 7694d 09h /8051/tags/rel_2/
149 pipelined acces to axternal instruction interface added. simont 7694d 09h /8051/tags/rel_2/
148 include "8051_defines" added. simont 7694d 09h /8051/tags/rel_2/
146 fix bug in movc intruction. simont 7716d 10h /8051/tags/rel_2/
145 fix bug in case of sequence of inc dptr instrucitons. simont 7721d 14h /8051/tags/rel_2/
144 chsnge comp.des to des1 simont 7721d 14h /8051/tags/rel_2/
143 add wire sub_result, conect it to des_acc and des1. simont 7721d 14h /8051/tags/rel_2/
142 optimize state machine. simont 7722d 15h /8051/tags/rel_2/
141 remove define OC8051_AS2_PCL, chane signal src_sel2 to 2 bit wide. simont 7722d 16h /8051/tags/rel_2/
140 cahnge assigment to pc_wait (remove istb_o) simont 7722d 16h /8051/tags/rel_2/
139 add aditional alu destination to solve critical path. simont 7723d 10h /8051/tags/rel_2/
138 Change buffering to save one clock per instruction. simont 7723d 10h /8051/tags/rel_2/
137 change to fit xrom. simont 7723d 16h /8051/tags/rel_2/
136 registering outputs. simont 7723d 16h /8051/tags/rel_2/
135 prepared start of receiving if ren is not active. simont 7729d 15h /8051/tags/rel_2/
134 fix bug in case execution of two data dependent instructions. simont 7729d 15h /8051/tags/rel_2/
133 fix bug in substraction. simont 7729d 18h /8051/tags/rel_2/
132 change branch instruction execution (reduse needed clock periods). simont 7733d 09h /8051/tags/rel_2/
131 prepare programs for new timing. simont 7733d 09h /8051/tags/rel_2/
130 prepared programs for new timing. simont 7733d 09h /8051/tags/rel_2/
129 updated... simont 7733d 09h /8051/tags/rel_2/
128 chance idat_ir to 24 bit wide simont 7742d 16h /8051/tags/rel_2/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.