OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_2/] [rtl/] - Rev 89

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
89 Replaced oc8051_ram by generic_dpram. rherveille 7840d 01h /8051/tags/rel_2/rtl/
88 fix bugs simont 7845d 02h /8051/tags/rel_2/rtl/
87 add include oc8051_defines.v simont 7845d 02h /8051/tags/rel_2/rtl/
82 replace some modules simont 7853d 02h /8051/tags/rel_2/rtl/
81 initial import simont 7853d 02h /8051/tags/rel_2/rtl/
80 removing unused modules simont 7853d 02h /8051/tags/rel_2/rtl/
78 alu with registered outputs simont 7913d 02h /8051/tags/rel_2/rtl/
77 substitute modules oc8051_ram_wr_sel and oc8051ram_rd_sel with oc8051_ram_addr_sel simont 7921d 22h /8051/tags/rel_2/rtl/
76 add module oc8051_sfr, 256 bytes internal ram simont 7921d 22h /8051/tags/rel_2/rtl/
75 initial import simont 7921d 22h /8051/tags/rel_2/rtl/
73 initial import simont 7929d 23h /8051/tags/rel_2/rtl/
72 fix bug in interface to external data ram simont 7930d 01h /8051/tags/rel_2/rtl/
67 add parameters for instruction cache simont 7934d 02h /8051/tags/rel_2/rtl/
62 fix bugs in instruction interface simont 7934d 23h /8051/tags/rel_2/rtl/
54 cahnge interface to instruction rom simont 7940d 21h /8051/tags/rel_2/rtl/
47 remove unused files simont 7957d 22h /8051/tags/rel_2/rtl/
46 prepared header simont 7957d 22h /8051/tags/rel_2/rtl/
45 prepared header simont 7957d 23h /8051/tags/rel_2/rtl/
44 prepared header simont 7957d 23h /8051/tags/rel_2/rtl/
41 remove unused files simont 7958d 00h /8051/tags/rel_2/rtl/
40 added sigals for interacting with external ram simont 7978d 02h /8051/tags/rel_2/rtl/
38 fix some bugs simont 7985d 00h /8051/tags/rel_2/rtl/
37 added signals ack, stb and cyc simont 7985d 01h /8051/tags/rel_2/rtl/
36 fix bugs in mode 0 simont 7985d 01h /8051/tags/rel_2/rtl/
32 overflow repaired simont 7986d 05h /8051/tags/rel_2/rtl/
31 fix some bugs simont 7992d 21h /8051/tags/rel_2/rtl/
30 mode 1 and 3 divide clooak with 31 or 16, mode 2 with 64 or 32 simont 7996d 04h /8051/tags/rel_2/rtl/
29 fix some bugs simont 7996d 04h /8051/tags/rel_2/rtl/
28 remove syn signal simont 7996d 05h /8051/tags/rel_2/rtl/
27 fix some bugs simont 7996d 05h /8051/tags/rel_2/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.