OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [trunk/] [bench/] - Rev 186

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
186 root 5572d 07h /8051/trunk/bench/
185 root 5628d 09h /8051/trunk/bench/
184 initial inport. simont 7693d 13h /8051/trunk/bench/
170 removing unused files. simont 7729d 06h /8051/trunk/bench/
169 remove unused files. simont 7729d 06h /8051/trunk/bench/
167 add readmem for ea. simont 7732d 12h /8051/trunk/bench/
166 Change test monitor from ports to external data memory. simont 7733d 06h /8051/trunk/bench/
165 remove dumpvars. simont 7733d 10h /8051/trunk/bench/
164 initial inport. simont 7733d 11h /8051/trunk/bench/
163 initial inport simont 7733d 11h /8051/trunk/bench/
157 change data output. simont 7733d 12h /8051/trunk/bench/
156 add FREQ paremeter. simont 7733d 12h /8051/trunk/bench/
155 add aditional tests. simont 7733d 12h /8051/trunk/bench/
130 prepared programs for new timing. simont 7774d 06h /8051/trunk/bench/
129 updated... simont 7774d 06h /8051/trunk/bench/
125 update, add prescaler, rclk, tclk. simont 7783d 13h /8051/trunk/bench/
124 add support for external rom from xilinx ramb4 simont 7783d 13h /8051/trunk/bench/
120 defines for pherypherals added simont 7789d 10h /8051/trunk/bench/
111 Remove instruction cache and wb_interface simont 7796d 03h /8051/trunk/bench/
103 rename signals simont 7797d 08h /8051/trunk/bench/
97 initial inport simont 7797d 11h /8051/trunk/bench/
96 initial import simont 7797d 11h /8051/trunk/bench/
84 remove wb_bus_mon simont 7876d 08h /8051/trunk/bench/
74 add module oc8051_wb_iinterface simont 7953d 06h /8051/trunk/bench/
68 add instruction cache and DELAY parameters for external ram, rom simont 7957d 09h /8051/trunk/bench/
59 add external rom simont 7964d 04h /8051/trunk/bench/
46 prepared header simont 7981d 05h /8051/trunk/bench/
37 added signals ack, stb and cyc simont 8008d 08h /8051/trunk/bench/
4 Code repaired to satisfy the linter; testbech fails markom 8028d 11h /8051/trunk/bench/
2 Initial CVS import simont 8044d 09h /8051/trunk/bench/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.