OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [branches/] [AEMB2_712/] - Rev 203

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
191 New directory structure. root 5586d 03h /aemb/branches/AEMB2_712/
77 This commit was manufactured by cvs2svn to create branch 'AEMB2_712'. 6044d 03h /branches/AEMB2_712/
76 initial sybreon 6044d 03h /trunk/
74 Minor code cleanup. sybreon 6051d 05h /trunk/
73 Moved simulation kernel into code. sybreon 6051d 05h /trunk/
72 Minor code cleanup. sybreon 6051d 05h /trunk/
71 Old version deprecated. sybreon 6058d 08h /trunk/
70 Change interrupt to positive level triggered interrupts. sybreon 6059d 07h /trunk/
69 Removed unnecessary byte acrobatics with VMEM data. sybreon 6061d 04h /trunk/
68 Generate VMEM instead of HEX dumps of programme. sybreon 6061d 04h /trunk/
67 Minor simulation fixes. sybreon 6063d 02h /trunk/
66 Added fsl_tag_o to FSL bus (tag either address or data). sybreon 6065d 00h /trunk/
65 Fixed minor typo causing synthesis failure. sybreon 6066d 13h /trunk/
64 Fixed minor interrupt test typo. sybreon 6066d 22h /trunk/
63 Fixed interrupt signal synchronisation. sybreon 6066d 22h /trunk/
62 Fixed minor typo. sybreon 6066d 23h /trunk/
61 Changed interrupt handling system (reported by M. Ettus). sybreon 6067d 00h /trunk/
60 Added interrupt test routine. sybreon 6067d 00h /trunk/
59 Added posedge/negedge bus interface.
Modified interrupt test system.		 sybreon 6067d 00h /trunk/
58 Updated simulation to also check BRI 0x00 instruction. sybreon 6067d 23h /trunk/
57 Updated documentation to EDK32 version. sybreon 6070d 00h /trunk/
56 Parameterised optional components into aeMB_xecu.v sybreon 6070d 22h /trunk/
55 Upgraded license to LGPLv3.
Significant performance optimisations.		 sybreon 6071d 05h /trunk/
54 Added some compilation optimisations. sybreon 6072d 01h /trunk/
53 Added GET/PUT support through a FSL bus. sybreon 6072d 01h /trunk/
52 Added log output to iverilog.log sybreon 6072d 01h /trunk/
51 Fixed data WISHBONE arbitration problem (reported by J Lee). sybreon 6073d 04h /trunk/
50 Parameterised optional components. sybreon 6073d 08h /trunk/
49 Added random seed for simulation. sybreon 6076d 11h /trunk/
48 Fixed spurious interrupt latching during long bus cycles (spotted by J Lee). sybreon 6077d 17h /trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.