OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [branches/] [DEV_SYBREON/] - Rev 63

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
63 Fixed interrupt signal synchronisation. sybreon 6080d 07h /aemb/branches/DEV_SYBREON/
62 Fixed minor typo. sybreon 6080d 08h /aemb/branches/DEV_SYBREON/
61 Changed interrupt handling system (reported by M. Ettus). sybreon 6080d 09h /aemb/branches/DEV_SYBREON/
60 Added interrupt test routine. sybreon 6080d 09h /aemb/branches/DEV_SYBREON/
59 Added posedge/negedge bus interface.
Modified interrupt test system.		 sybreon 6080d 09h /aemb/branches/DEV_SYBREON/
58 Updated simulation to also check BRI 0x00 instruction. sybreon 6081d 07h /aemb/branches/DEV_SYBREON/
57 Updated documentation to EDK32 version. sybreon 6083d 09h /aemb/branches/DEV_SYBREON/
56 Parameterised optional components into aeMB_xecu.v sybreon 6084d 07h /aemb/branches/DEV_SYBREON/
55 Upgraded license to LGPLv3.
Significant performance optimisations.		 sybreon 6084d 14h /aemb/branches/DEV_SYBREON/
54 Added some compilation optimisations. sybreon 6085d 10h /aemb/branches/DEV_SYBREON/
53 Added GET/PUT support through a FSL bus. sybreon 6085d 10h /aemb/branches/DEV_SYBREON/
52 Added log output to iverilog.log sybreon 6085d 10h /aemb/branches/DEV_SYBREON/
51 Fixed data WISHBONE arbitration problem (reported by J Lee). sybreon 6086d 13h /aemb/branches/DEV_SYBREON/
50 Parameterised optional components. sybreon 6086d 17h /aemb/branches/DEV_SYBREON/
49 Added random seed for simulation. sybreon 6089d 20h /aemb/branches/DEV_SYBREON/
48 Fixed spurious interrupt latching during long bus cycles (spotted by J Lee). sybreon 6091d 01h /aemb/branches/DEV_SYBREON/
47 Added -msoft-float and -mxl-soft-div compiler flags. sybreon 6091d 02h /aemb/branches/DEV_SYBREON/
46 Minor code cleanup. sybreon 6091d 22h /aemb/branches/DEV_SYBREON/
45 Minor code cleanup. sybreon 6091d 22h /aemb/branches/DEV_SYBREON/
44 Added better (beta) interrupt support.
Changed MSR_IE to disabled at reset as per MB docs.		 sybreon 6092d 12h /aemb/branches/DEV_SYBREON/
43 Added interrupt simulation.
Changed "human readable" simulation output.		 sybreon 6092d 12h /aemb/branches/DEV_SYBREON/
42 Enable MSR_IE with software. sybreon 6092d 12h /aemb/branches/DEV_SYBREON/
41 New EDK 3.2 compatible design with optional barrel-shifter and multiplier.
Fixed various minor data hazard bugs.
Code compatible with -O0/1/2/3/s generated code.		 sybreon 6093d 03h /aemb/branches/DEV_SYBREON/
40 Recommended to compile code with -O2/3/s sybreon 6103d 12h /aemb/branches/DEV_SYBREON/
39 Made some changes to the interrupt control. In some cases, the interrupt logic waits forever and doesn't execute. Bug was discovered by M. Ettus. sybreon 6103d 12h /aemb/branches/DEV_SYBREON/
38 Added interrupt support. sybreon 6248d 12h /aemb/branches/DEV_SYBREON/
36 Removed asynchronous reset signal. sybreon 6261d 22h /aemb/branches/DEV_SYBREON/
35 Added async BRA/DLY signals for future clock, reset, and interrupt features. sybreon 6262d 18h /aemb/branches/DEV_SYBREON/
34 Corrected speed issues after rev 1.9 update. sybreon 6263d 08h /aemb/branches/DEV_SYBREON/
33 Fixed minor data hazard bug spotted by Matt Ettus. sybreon 6278d 15h /aemb/branches/DEV_SYBREON/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.