OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [trunk/] - Rev 44

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
44 Added better (beta) interrupt support.
Changed MSR_IE to disabled at reset as per MB docs.		 sybreon 6127d 18h /aemb/trunk/
43 Added interrupt simulation.
Changed "human readable" simulation output.		 sybreon 6127d 18h /aemb/trunk/
42 Enable MSR_IE with software. sybreon 6127d 19h /aemb/trunk/
41 New EDK 3.2 compatible design with optional barrel-shifter and multiplier.
Fixed various minor data hazard bugs.
Code compatible with -O0/1/2/3/s generated code.		 sybreon 6128d 10h /aemb/trunk/
40 Recommended to compile code with -O2/3/s sybreon 6138d 18h /aemb/trunk/
39 Made some changes to the interrupt control. In some cases, the interrupt logic waits forever and doesn't execute. Bug was discovered by M. Ettus. sybreon 6138d 18h /aemb/trunk/
38 Added interrupt support. sybreon 6283d 19h /aemb/trunk/
36 Removed asynchronous reset signal. sybreon 6297d 04h /aemb/trunk/
35 Added async BRA/DLY signals for future clock, reset, and interrupt features. sybreon 6298d 01h /aemb/trunk/
34 Corrected speed issues after rev 1.9 update. sybreon 6298d 15h /aemb/trunk/
33 Fixed minor data hazard bug spotted by Matt Ettus. sybreon 6313d 22h /aemb/trunk/
32 Modified compilation sequence. sybreon 6313d 22h /aemb/trunk/
31 Removed byte acrobatics. sybreon 6313d 22h /aemb/trunk/
30 Minor updates as sw/c/aeMB_testbench.c got updated. sybreon 6316d 22h /aemb/trunk/
29 Added code documentation.
Added new tests that test floating point, modulo arithmetic and multiplication/division.		 sybreon 6316d 22h /aemb/trunk/
28 Fixed simulation bug. sybreon 6316d 22h /aemb/trunk/
27 Removed some unnecessary bubble control. sybreon 6317d 09h /aemb/trunk/
26 Fixed minor synthesis bug. sybreon 6317d 09h /aemb/trunk/
25 Added code documentation.
Improved size & speed of rtl/verilog/aeMB_aslu.v		 sybreon 6317d 13h /aemb/trunk/
24 Made minor performance optimisations. sybreon 6317d 23h /aemb/trunk/
23 Fixed minor simulation bug. sybreon 6318d 15h /aemb/trunk/
22 Added support for 8-bit and 16-bit data types. sybreon 6318d 15h /aemb/trunk/
21 Added hierarchy block diagram. sybreon 6328d 21h /aemb/trunk/
20 Added basic documentation doc/aeMB_datasheet.pdf sybreon 6329d 11h /aemb/trunk/
19 Added initial unified memory core. sybreon 6331d 01h /aemb/trunk/
18 Moved testbench into /sim/verilog.
Simulation cleanups.		 sybreon 6331d 17h /aemb/trunk/
17 Cosmetic changes sybreon 6332d 21h /aemb/trunk/
16 Added pipeline stalling from incomplete bus cycles.
Separated sync and async portions of code.		 sybreon 6333d 09h /aemb/trunk/
15 Removed ROM file. Please generate it from the SW directory. sybreon 6339d 23h /aemb/trunk/
14 Added initial interrupt/exception support. sybreon 6339d 23h /aemb/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.