OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [trunk/] [sim/] [verilog/] - Rev 197

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
191 New directory structure. root 5597d 21h /aemb/trunk/sim/verilog/
164 added random seed sybreon 5881d 02h /aemb/trunk/sim/verilog/
163 updated to new iversim compatibility sybreon 5881d 02h /aemb/trunk/sim/verilog/
157 Added interrupt capability. sybreon 5910d 07h /aemb/trunk/sim/verilog/
143 Fixed minor typos. sybreon 5913d 23h /aemb/trunk/sim/verilog/
138 initial import sybreon 5914d 22h /aemb/trunk/sim/verilog/
98 Minor typo sybreon 6034d 18h /aemb/trunk/sim/verilog/
95 Abstracted simulation kernel (aeMB_sim) to split simulation models from synthesis models. sybreon 6039d 19h /aemb/trunk/sim/verilog/
92 Partitioned simulation model. sybreon 6044d 21h /aemb/trunk/sim/verilog/
79 Modified for AEMB2 sybreon 6052d 15h /aemb/trunk/sim/verilog/
73 Moved simulation kernel into code. sybreon 6062d 23h /aemb/trunk/sim/verilog/
71 Old version deprecated. sybreon 6070d 02h /aemb/trunk/sim/verilog/
69 Removed unnecessary byte acrobatics with VMEM data. sybreon 6072d 21h /aemb/trunk/sim/verilog/
67 Minor simulation fixes. sybreon 6074d 20h /aemb/trunk/sim/verilog/
59 Added posedge/negedge bus interface.
Modified interrupt test system.		 sybreon 6078d 18h /aemb/trunk/sim/verilog/
58 Updated simulation to also check BRI 0x00 instruction. sybreon 6079d 16h /aemb/trunk/sim/verilog/
53 Added GET/PUT support through a FSL bus. sybreon 6083d 19h /aemb/trunk/sim/verilog/
50 Parameterised optional components. sybreon 6085d 02h /aemb/trunk/sim/verilog/
49 Added random seed for simulation. sybreon 6088d 05h /aemb/trunk/sim/verilog/
43 Added interrupt simulation.
Changed "human readable" simulation output.		 sybreon 6090d 21h /aemb/trunk/sim/verilog/
41 New EDK 3.2 compatible design with optional barrel-shifter and multiplier.
Fixed various minor data hazard bugs.
Code compatible with -O0/1/2/3/s generated code.		 sybreon 6091d 12h /aemb/trunk/sim/verilog/
39 Made some changes to the interrupt control. In some cases, the interrupt logic waits forever and doesn't execute. Bug was discovered by M. Ettus. sybreon 6101d 21h /aemb/trunk/sim/verilog/
38 Added interrupt support. sybreon 6246d 21h /aemb/trunk/sim/verilog/
31 Removed byte acrobatics. sybreon 6277d 00h /aemb/trunk/sim/verilog/
30 Minor updates as sw/c/aeMB_testbench.c got updated. sybreon 6280d 01h /aemb/trunk/sim/verilog/
22 Added support for 8-bit and 16-bit data types. sybreon 6281d 18h /aemb/trunk/sim/verilog/
19 Added initial unified memory core. sybreon 6294d 03h /aemb/trunk/sim/verilog/
18 Moved testbench into /sim/verilog.
Simulation cleanups.		 sybreon 6294d 19h /aemb/trunk/sim/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.