OpenCores
URL https://opencores.org/ocsvn/amber/amber/trunk

Subversion Repositories amber

[/] [amber/] - Rev 46

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
46 svn ignore vmlinux.dis and vmlinux.mem csantifort 4766d 13h /amber/
45 Store vmlinux.mem and vmlinux.dis in compressed form csantifort 4766d 13h /amber/
44 Updated vmlinux image based on last change csantifort 4766d 13h /amber/
43 Added support for the flat executable file format to vmlinux, so that the hello-world program is correctly relocated when it is loaded at the end of the vmlinux test.
Changed the Virtex-5 clock configuration to use a 1200MHz VCO frequency and 80MHz system clock frequency.		 csantifort 4766d 13h /amber/
42 Added write buffer - fixes bug if wishbone writes takes multiple cycles to complete csantifort 4784d 10h /amber/
41 Added instructions on how to use Coregen to create the Spartan-6 DDR3 memory interface. csantifort 4785d 18h /amber/
40 Added wishbone bus jitter testing option.
Cleaned up waveform log .do files, now seperate files for a23 and a25 cores.
Added vmlinux executable elf file for running on hardware.		 csantifort 4790d 10h /amber/
39 Added a second level of buffering to a25_wishbone_buf to fix a lockup
bug when write acks to not return immediately, and also to improve performance slightly		 csantifort 4791d 11h /amber/
38 support 128-bit wishbone now used for a25 core csantifort 4792d 11h /amber/
37 128-bit wide boot memory module csantifort 4793d 09h /amber/
36 Changed boot_mem for the a25 system to be 128 bits wide to match the 128-bit wide wishbone bus csantifort 4793d 10h /amber/
35 Amber25 improvements:
Use 128-bit wishbone bus, instead of 32-bit to reduce cache miss fetch times
Use a fast barrel shifter for shifts between 0 and 4 to improve timing
Use a 2 cycle full barrel shifter for complex shifts		 csantifort 4794d 18h /amber/
34 Tweaked strcpy function to speed it up slightly csantifort 4795d 14h /amber/
33 Fixed bug in div assembly function. Handles negative numbers correctly.
Fixed bug in printf function, negative numbers now print correctly.		 csantifort 4796d 11h /amber/
32 Added clock cycle counting register to test_module to support dhrystone performance measurement csantifort 4797d 11h /amber/
31 Added dhrystone benchmark test csantifort 4797d 11h /amber/
30 Bug fix - a write access was sometimes dropped when it was in a sequence of writes with variable wb_ack delays csantifort 4810d 18h /amber/
29 Use lgo command for saving waveforms in modelsim csantifort 4812d 11h /amber/
28 Moved function prototypes to .h file csantifort 4812d 12h /amber/
27 Got working with cadence nc simulator csantifort 4845d 18h /amber/
26 Added wish list csantifort 4850d 19h /amber/
25 Bug fix: boot-loader.mem became larger that the allowed 8k byte boot mem size.
Removed a struct in elfsplitter.c thats only used for debug - this reduced boot-loader.mem enough so that it fits again.
Tidy up: Removed a debug message from hw/tools/run.sh		 csantifort 4852d 16h /amber/
24 Added instructions how to build Linux kernel from source files csantifort 4854d 16h /amber/
23 Split the source files list into a Vertex-6 only list and a Spartan-6 only list.
That way users don;t need to delete files from the list manually if they only have
a setup for one of the FPGA types.		 csantifort 4854d 17h /amber/
22 Added files and instructions to enable the building of the vmlinux image from the kernel source files. csantifort 4858d 16h /amber/
21 Fixed bug in the conditions to create the FPGA configuration log file. I added the creation of the log file in the last release, but the way it was implemented was causing the Makefile to always rebuild from the start. csantifort 4858d 16h /amber/
20 Added feature to A25 core to directly use a read value from the write back stage
to reduce the stall to 1 cycle when there is a register conflict with the
following instruction. This increases performance by about 3%.		 csantifort 4879d 17h /amber/
19 Create a configuration log file as part of the synthesis flow. This file is a useful reference to
tell the different bitfiles apart.		 csantifort 4879d 18h /amber/
18 Added list of source files and diagram for Amber25 core. csantifort 4882d 16h /amber/
17 amber25 core bug fix. The return address for irq interrupts was off by 4 bytes
when the interrupt occurred during a stm instruction with the following instruction
having some register conflicts. Added test irq_stm to catch the bug.
Cleaned up some header descriptions		 csantifort 4883d 15h /amber/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.