URL https://opencores.org/ocsvn/amber/amber/trunk

Subversion Repositories amber

[/] [amber/] - Rev 60

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
60	Bug fix; removed a combinational loop from the a25_decode logic.	csantifort	4568d 12h	/amber/
59	Added modelsim script for reloading a wlf file after a simulation has been rerun.	csantifort	4638d 10h	/amber/
58	Use TB.clk_count for the decompiler messages and removed the local counter	csantifort	4638d 13h	/amber/
57	Add some debug messages	csantifort	4638d 13h	/amber/
56	Remove the timeouts file from svn. Its an output file and gets now just gets created automatically when sims are run for the first time.	csantifort	4638d 13h	/amber/
55	Added sudo to rm mnt command	csantifort	4638d 14h	/amber/
54	Bug fix for bug reported by Botao Lee. The mode bits in the decode stage did not change immediately after a mode switch from a teqp instruction, but 1 cycle later. This meant the wrong set of registers was selected for writing to for 1 clock cycle.	csantifort	4655d 13h	/amber/
53	Cleaned up Amber Verilog, removing unused signals.	csantifort	4670d 11h	/amber/
52	Fixed typo in notes on creating DDR memory interfaces using coregen	csantifort	4670d 11h	/amber/
51	Revert vmlinux back to 48.	csantifort	4711d 11h	/amber/
50	Revert to previous version	csantifort	4711d 11h	/amber/
49	Added a note n how to change timeouts	csantifort	4711d 11h	/amber/
48	Fixed a bug in linux that caused the os to not return to the running application after an interrupt. Hello-world now runs stand-alone again. Added initrd-200k-dhry, a disk image that uses the dhry program for init.	csantifort	4715d 17h	/amber/
47	Changed V6 VCo from 1000Mhz to 1200 MHz	csantifort	4735d 15h	/amber/
46	svn ignore vmlinux.dis and vmlinux.mem	csantifort	4743d 13h	/amber/
45	Store vmlinux.mem and vmlinux.dis in compressed form	csantifort	4743d 13h	/amber/
44	Updated vmlinux image based on last change	csantifort	4743d 13h	/amber/
43	Added support for the flat executable file format to vmlinux, so that the hello-world program is correctly relocated when it is loaded at the end of the vmlinux test. Changed the Virtex-5 clock configuration to use a 1200MHz VCO frequency and 80MHz system clock frequency.	csantifort	4743d 13h	/amber/
42	Added write buffer - fixes bug if wishbone writes takes multiple cycles to complete	csantifort	4761d 10h	/amber/
41	Added instructions on how to use Coregen to create the Spartan-6 DDR3 memory interface.	csantifort	4762d 18h	/amber/
40	Added wishbone bus jitter testing option. Cleaned up waveform log .do files, now seperate files for a23 and a25 cores. Added vmlinux executable elf file for running on hardware.	csantifort	4767d 10h	/amber/
39	Added a second level of buffering to a25_wishbone_buf to fix a lockup bug when write acks to not return immediately, and also to improve performance slightly	csantifort	4768d 11h	/amber/
38	support 128-bit wishbone now used for a25 core	csantifort	4769d 11h	/amber/
37	128-bit wide boot memory module	csantifort	4770d 09h	/amber/
36	Changed boot_mem for the a25 system to be 128 bits wide to match the 128-bit wide wishbone bus	csantifort	4770d 10h	/amber/
35	Amber25 improvements: Use 128-bit wishbone bus, instead of 32-bit to reduce cache miss fetch times Use a fast barrel shifter for shifts between 0 and 4 to improve timing Use a 2 cycle full barrel shifter for complex shifts	csantifort	4771d 18h	/amber/
34	Tweaked strcpy function to speed it up slightly	csantifort	4772d 14h	/amber/
33	Fixed bug in div assembly function. Handles negative numbers correctly. Fixed bug in printf function, negative numbers now print correctly.	csantifort	4773d 11h	/amber/
32	Added clock cycle counting register to test_module to support dhrystone performance measurement	csantifort	4774d 11h	/amber/
31	Added dhrystone benchmark test	csantifort	4774d 11h	/amber/

Browse

Tools

Subversion Repositories amber

[/] [amber/] - Rev 60

Filtering Options