OpenCores
URL https://opencores.org/ocsvn/amber/amber/trunk

Subversion Repositories amber

[/] [amber/] [trunk/] - Rev 53

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
53 Cleaned up Amber Verilog, removing unused signals. csantifort 4716d 00h /amber/trunk/
52 Fixed typo in notes on creating DDR memory interfaces using coregen csantifort 4716d 01h /amber/trunk/
51 Revert vmlinux back to 48. csantifort 4757d 00h /amber/trunk/
50 Revert to previous version csantifort 4757d 00h /amber/trunk/
49 Added a note n how to change timeouts csantifort 4757d 01h /amber/trunk/
48 Fixed a bug in linux that caused the os to not return to the running application after an interrupt.
Hello-world now runs stand-alone again.
Added initrd-200k-dhry, a disk image that uses the dhry program for init.		 csantifort 4761d 07h /amber/trunk/
47 Changed V6 VCo from 1000Mhz to 1200 MHz csantifort 4781d 04h /amber/trunk/
46 svn ignore vmlinux.dis and vmlinux.mem csantifort 4789d 02h /amber/trunk/
45 Store vmlinux.mem and vmlinux.dis in compressed form csantifort 4789d 02h /amber/trunk/
44 Updated vmlinux image based on last change csantifort 4789d 03h /amber/trunk/
43 Added support for the flat executable file format to vmlinux, so that the hello-world program is correctly relocated when it is loaded at the end of the vmlinux test.
Changed the Virtex-5 clock configuration to use a 1200MHz VCO frequency and 80MHz system clock frequency.		 csantifort 4789d 03h /amber/trunk/
42 Added write buffer - fixes bug if wishbone writes takes multiple cycles to complete csantifort 4806d 23h /amber/trunk/
41 Added instructions on how to use Coregen to create the Spartan-6 DDR3 memory interface. csantifort 4808d 08h /amber/trunk/
40 Added wishbone bus jitter testing option.
Cleaned up waveform log .do files, now seperate files for a23 and a25 cores.
Added vmlinux executable elf file for running on hardware.		 csantifort 4813d 00h /amber/trunk/
39 Added a second level of buffering to a25_wishbone_buf to fix a lockup
bug when write acks to not return immediately, and also to improve performance slightly		 csantifort 4814d 01h /amber/trunk/
38 support 128-bit wishbone now used for a25 core csantifort 4815d 01h /amber/trunk/
37 128-bit wide boot memory module csantifort 4815d 23h /amber/trunk/
36 Changed boot_mem for the a25 system to be 128 bits wide to match the 128-bit wide wishbone bus csantifort 4816d 00h /amber/trunk/
35 Amber25 improvements:
Use 128-bit wishbone bus, instead of 32-bit to reduce cache miss fetch times
Use a fast barrel shifter for shifts between 0 and 4 to improve timing
Use a 2 cycle full barrel shifter for complex shifts		 csantifort 4817d 07h /amber/trunk/
34 Tweaked strcpy function to speed it up slightly csantifort 4818d 04h /amber/trunk/
33 Fixed bug in div assembly function. Handles negative numbers correctly.
Fixed bug in printf function, negative numbers now print correctly.		 csantifort 4819d 00h /amber/trunk/
32 Added clock cycle counting register to test_module to support dhrystone performance measurement csantifort 4820d 00h /amber/trunk/
31 Added dhrystone benchmark test csantifort 4820d 01h /amber/trunk/
30 Bug fix - a write access was sometimes dropped when it was in a sequence of writes with variable wb_ack delays csantifort 4833d 07h /amber/trunk/
29 Use lgo command for saving waveforms in modelsim csantifort 4835d 01h /amber/trunk/
28 Moved function prototypes to .h file csantifort 4835d 01h /amber/trunk/
27 Got working with cadence nc simulator csantifort 4868d 08h /amber/trunk/
26 Added wish list csantifort 4873d 08h /amber/trunk/
25 Bug fix: boot-loader.mem became larger that the allowed 8k byte boot mem size.
Removed a struct in elfsplitter.c thats only used for debug - this reduced boot-loader.mem enough so that it fits again.
Tidy up: Removed a debug message from hw/tools/run.sh		 csantifort 4875d 06h /amber/trunk/
24 Added instructions how to build Linux kernel from source files csantifort 4877d 06h /amber/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.