OpenCores
URL https://opencores.org/ocsvn/async_sdm_noc/async_sdm_noc/trunk

Subversion Repositories async_sdm_noc

[/] [async_sdm_noc/] [branches/] - Rev 36

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
36 add simply description wsong0210 4776d 10h /async_sdm_noc/branches/
35 test bench ready wsong0210 4776d 11h /async_sdm_noc/branches/
34 debug wsong0210 4777d 11h /async_sdm_noc/branches/
33 debug wsong0210 4777d 12h /async_sdm_noc/branches/
32 currently debugging the simulation compiling wsong0210 4778d 09h /async_sdm_noc/branches/
31 test bench ongoing wsong0210 4779d 09h /async_sdm_noc/branches/
30 test bench cleaning up ongping wsong0210 4780d 09h /async_sdm_noc/branches/
29 begin the test environment wsong0210 4781d 09h /async_sdm_noc/branches/
27 eliminate timing loops in all router architectures wsong0210 4781d 10h /async_sdm_noc/branches/
26 wormhole router compile OK wsong0210 4782d 10h /async_sdm_noc/branches/
25 resolve conflict wsong0210 4783d 04h /async_sdm_noc/branches/
24 make a branch wsong0210 4783d 04h /async_sdm_noc/branches/
22 roll back wsong0210 4783d 05h /async_sdm_noc/branches/
21 prepare trunk wsong0210 4783d 05h /async_sdm_noc/branches/
20 prepare trunk wsong0210 4783d 05h /async_sdm_noc/branches/
19 sdm router ready wsong0210 4783d 10h /async_sdm_noc/branches/
18 allocators_modify wsong0210 4784d 09h /async_sdm_noc/branches/
17 allocators wsong0210 4784d 10h /async_sdm_noc/branches/
16 input buffers wsong0210 4784d 11h /async_sdm_noc/branches/
15 update license wsong0210 4785d 06h /async_sdm_noc/branches/
14 output buffers wsong0210 4785d 09h /async_sdm_noc/branches/
13 router structure configuration wsong0210 4785d 10h /async_sdm_noc/branches/
12 crossbars wsong0210 4785d 10h /async_sdm_noc/branches/
11 arbiters wsong0210 4785d 11h /async_sdm_noc/branches/
10 script for async cell lib disable timing arc wsong0210 4787d 13h /async_sdm_noc/branches/
9 cell library setting up script wsong0210 4788d 03h /async_sdm_noc/branches/
8 update the async cell lib wsong0210 4788d 04h /async_sdm_noc/branches/
7 add the verilog Nangate simulation file wsong0210 4788d 04h /async_sdm_noc/branches/
6 the asynchronous cell library wsong0210 4788d 05h /async_sdm_noc/branches/
5 modify the file dir for multiple designs wsong0210 4788d 05h /async_sdm_noc/branches/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.