OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [tags/] [asyst_3/] - Rev 81

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
81 "chip select" signal cs_can_i is used only when not using WISHBONE
interface.
mohor 7729d 21h /can/tags/asyst_3/
80 Form error was detected when stuff bit occured at the end of crc. mohor 7729d 21h /can/tags/asyst_3/
79 Bit stuffing corrected when stuffing comes at the end of the crc. tadejm 7730d 21h /can/tags/asyst_3/
78 tx_point generated one clk earlier. rx_i registered. Data corrected when
using extended mode.
mohor 7730d 22h /can/tags/asyst_3/
77 Synchronization is also needed when transmitting a message. mohor 7733d 21h /can/tags/asyst_3/
76 Counters width changed. mohor 7733d 21h /can/tags/asyst_3/
75 When switching to tx, sync stage is overjumped. mohor 7735d 21h /can/tags/asyst_3/
73 overrun and length_info fifos are initialized at the end of reset. mohor 7736d 02h /can/tags/asyst_3/
71 Ports added for the CAN_BIST. mohor 7738d 00h /can/tags/asyst_3/
70 data_out is already registered in the can_top.v file. mohor 7738d 00h /can/tags/asyst_3/
69 Some features are supported in extended mode only (listen_only_mode...). mohor 7792d 20h /can/tags/asyst_3/
68 CAN inturrupt is active low. mohor 7813d 00h /can/tags/asyst_3/
67 CAN interrupt is active low. mohor 7813d 00h /can/tags/asyst_3/
66 unix. mohor 7818d 19h /can/tags/asyst_3/
65 unix. mohor 7818d 19h /can/tags/asyst_3/
64 *** empty log message *** mohor 7818d 19h /can/tags/asyst_3/
63 ALE changes on negedge of clk. mohor 7824d 16h /can/tags/asyst_3/
62 can_cs signal used for generation of the cs. mohor 7824d 16h /can/tags/asyst_3/
61 Bidirectional port_0_i changed to port_0_io.
input cs_can changed to cs_can_i.
mohor 7827d 06h /can/tags/asyst_3/
60 rd_i and wr_i are active high signals. If 8051 is connected, these two signals
need to be negated one level higher.
mohor 7827d 07h /can/tags/asyst_3/
59 8051 interface added (besides WISHBONE interface). Selection is made in
can_defines.v file.
mohor 7827d 07h /can/tags/asyst_3/
58 timescale.v is used for simulation only. mohor 7827d 19h /can/tags/asyst_3/
57 Mux used for clkout to avoid "gated clocks warning". mohor 7827d 19h /can/tags/asyst_3/
56 Doubled declarations removed. mohor 7828d 18h /can/tags/asyst_3/
55 wire declaration added. mohor 7828d 18h /can/tags/asyst_3/
53 CAN pins located. mohor 7833d 20h /can/tags/asyst_3/
52 tx_o is now tristated signal. tx_oen and tx_o combined together. mohor 7833d 20h /can/tags/asyst_3/
51 Xilinx RAM added. mohor 7833d 21h /can/tags/asyst_3/
50 Top level signal names changed. mohor 7833d 21h /can/tags/asyst_3/
49 Actel APA ram changed. Now synchronous read is used. mohor 7837d 12h /can/tags/asyst_3/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.