OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [tags/] [rel_20/] - Rev 58

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
58 timescale.v is used for simulation only. mohor 7795d 08h /can/tags/rel_20/
57 Mux used for clkout to avoid "gated clocks warning". mohor 7795d 08h /can/tags/rel_20/
56 Doubled declarations removed. mohor 7796d 07h /can/tags/rel_20/
55 wire declaration added. mohor 7796d 07h /can/tags/rel_20/
53 CAN pins located. mohor 7801d 09h /can/tags/rel_20/
52 tx_o is now tristated signal. tx_oen and tx_o combined together. mohor 7801d 09h /can/tags/rel_20/
51 Xilinx RAM added. mohor 7801d 10h /can/tags/rel_20/
50 Top level signal names changed. mohor 7801d 10h /can/tags/rel_20/
49 Actel APA ram changed. Now synchronous read is used. mohor 7805d 01h /can/tags/rel_20/
48 Actel APA ram supported. mohor 7805d 02h /can/tags/rel_20/
47 Data is latched on read. mohor 7805d 02h /can/tags/rel_20/
45 When a dominant bit was detected at the third bit of the intermission and
node had a message to transmit, bit_stuff error could occur. Fixed.
mohor 7815d 00h /can/tags/rel_20/
44 When bit error occured while active error flag was transmitted, counter was
not incremented.
mohor 7815d 01h /can/tags/rel_20/
43 Directory keeper. mohor 7815d 08h /can/tags/rel_20/
42 Initial version of the project. mohor 7815d 08h /can/tags/rel_20/
41 Incomplete sensitivity list fixed. mohor 7815d 10h /can/tags/rel_20/
40 Typo fixed. mohor 7815d 10h /can/tags/rel_20/
39 CAN core finished. Host interface added. Registers finished.
Synchronization to the wishbone finished.
mohor 7815d 10h /can/tags/rel_20/
38 Temporary backup version (still fully operable). mohor 7817d 00h /can/tags/rel_20/
37 Define CAN_CLOCK_DIVIDER_MODE not used any more. Deleted. mohor 7817d 00h /can/tags/rel_20/
36 Most of the registers added. Registers "arbitration lost capture", "error code
capture" + few more still need to be added.
mohor 7817d 01h /can/tags/rel_20/
35 Several registers added. Not finished, yet. mohor 7820d 04h /can/tags/rel_20/
34 Errors monitoring improved. arbitration_lost improved. mohor 7822d 10h /can/tags/rel_20/
33 abort_tx added. mohor 7822d 10h /can/tags/rel_20/
32 abort_tx added. Bit destuff fixed. mohor 7822d 10h /can/tags/rel_20/
31 Wishbone interface added. mohor 7824d 00h /can/tags/rel_20/
30 CAN is working according to the specification. WB interface and more
registers (status, IRQ, ...) needs to be added.
mohor 7824d 09h /can/tags/rel_20/
29 Overload fixed. Hard synchronization also enabled at the last bit of
interframe.
mohor 7825d 06h /can/tags/rel_20/
28 Bosch license warning added. Error counters finished. Overload frames
still need to be fixed.
mohor 7825d 22h /can/tags/rel_20/
27 This file is not used. mohor 7830d 07h /can/tags/rel_20/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.