OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [tags/] [rel_20/] - Rev 88

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
88 Previous change removed. When resynchronization occurs we go to seg1
stage. sync stage does not cause another start of seg1 stage.		 mohor 7694d 15h /can/tags/rel_20/
87 When hard_sync or resync occure we need to go to seg1 segment. Going to
sync segment is in that case blocked.		 mohor 7694d 15h /can/tags/rel_20/
85 Typo fixed. mohor 7696d 07h /can/tags/rel_20/
84 clk_cnt reduced from [8:0] to [6:0]. mohor 7697d 14h /can/tags/rel_20/
83 cs_can_i is used only when WISHBONE interface is not used. mohor 7697d 15h /can/tags/rel_20/
82 Removed few signals. mohor 7697d 15h /can/tags/rel_20/
81 "chip select" signal cs_can_i is used only when not using WISHBONE
interface.		 mohor 7697d 15h /can/tags/rel_20/
80 Form error was detected when stuff bit occured at the end of crc. mohor 7697d 15h /can/tags/rel_20/
79 Bit stuffing corrected when stuffing comes at the end of the crc. tadejm 7698d 15h /can/tags/rel_20/
78 tx_point generated one clk earlier. rx_i registered. Data corrected when
using extended mode.		 mohor 7698d 16h /can/tags/rel_20/
77 Synchronization is also needed when transmitting a message. mohor 7701d 15h /can/tags/rel_20/
76 Counters width changed. mohor 7701d 15h /can/tags/rel_20/
75 When switching to tx, sync stage is overjumped. mohor 7703d 16h /can/tags/rel_20/
73 overrun and length_info fifos are initialized at the end of reset. mohor 7703d 20h /can/tags/rel_20/
71 Ports added for the CAN_BIST. mohor 7705d 18h /can/tags/rel_20/
70 data_out is already registered in the can_top.v file. mohor 7705d 19h /can/tags/rel_20/
69 Some features are supported in extended mode only (listen_only_mode...). mohor 7760d 14h /can/tags/rel_20/
68 CAN inturrupt is active low. mohor 7780d 18h /can/tags/rel_20/
67 CAN interrupt is active low. mohor 7780d 19h /can/tags/rel_20/
66 unix. mohor 7786d 13h /can/tags/rel_20/
65 unix. mohor 7786d 13h /can/tags/rel_20/
64 *** empty log message *** mohor 7786d 13h /can/tags/rel_20/
63 ALE changes on negedge of clk. mohor 7792d 10h /can/tags/rel_20/
62 can_cs signal used for generation of the cs. mohor 7792d 10h /can/tags/rel_20/
61 Bidirectional port_0_i changed to port_0_io.
input cs_can changed to cs_can_i.		 mohor 7795d 00h /can/tags/rel_20/
60 rd_i and wr_i are active high signals. If 8051 is connected, these two signals
need to be negated one level higher.		 mohor 7795d 01h /can/tags/rel_20/
59 8051 interface added (besides WISHBONE interface). Selection is made in
can_defines.v file.		 mohor 7795d 02h /can/tags/rel_20/
58 timescale.v is used for simulation only. mohor 7795d 13h /can/tags/rel_20/
57 Mux used for clkout to avoid "gated clocks warning". mohor 7795d 13h /can/tags/rel_20/
56 Doubled declarations removed. mohor 7796d 12h /can/tags/rel_20/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.