OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [tags/] [rel_20/] [bench/] - Rev 139

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
139 Signal bus_off_on added. igorm 7450d 08h /can/tags/rel_20/bench/
130 mbist signals updated according to newest convention markom 7603d 20h /can/tags/rel_20/bench/
127 Fixing the core to be Bosch VHDL Reference compatible. mohor 7620d 05h /can/tags/rel_20/bench/
119 Artisan RAMs added. mohor 7661d 15h /can/tags/rel_20/bench/
83 cs_can_i is used only when WISHBONE interface is not used. mohor 7725d 10h /can/tags/rel_20/bench/
68 CAN inturrupt is active low. mohor 7808d 14h /can/tags/rel_20/bench/
63 ALE changes on negedge of clk. mohor 7820d 06h /can/tags/rel_20/bench/
61 Bidirectional port_0_i changed to port_0_io.
input cs_can changed to cs_can_i.		 mohor 7822d 19h /can/tags/rel_20/bench/
60 rd_i and wr_i are active high signals. If 8051 is connected, these two signals
need to be negated one level higher.		 mohor 7822d 21h /can/tags/rel_20/bench/
59 8051 interface added (besides WISHBONE interface). Selection is made in
can_defines.v file.		 mohor 7822d 21h /can/tags/rel_20/bench/
52 tx_o is now tristated signal. tx_oen and tx_o combined together. mohor 7829d 10h /can/tags/rel_20/bench/
50 Top level signal names changed. mohor 7829d 10h /can/tags/rel_20/bench/
48 Actel APA ram supported. mohor 7833d 02h /can/tags/rel_20/bench/
39 CAN core finished. Host interface added. Registers finished.
Synchronization to the wishbone finished.		 mohor 7843d 11h /can/tags/rel_20/bench/
38 Temporary backup version (still fully operable). mohor 7845d 01h /can/tags/rel_20/bench/
37 Define CAN_CLOCK_DIVIDER_MODE not used any more. Deleted. mohor 7845d 01h /can/tags/rel_20/bench/
35 Several registers added. Not finished, yet. mohor 7848d 05h /can/tags/rel_20/bench/
34 Errors monitoring improved. arbitration_lost improved. mohor 7850d 11h /can/tags/rel_20/bench/
31 Wishbone interface added. mohor 7852d 00h /can/tags/rel_20/bench/
29 Overload fixed. Hard synchronization also enabled at the last bit of
interframe.		 mohor 7853d 07h /can/tags/rel_20/bench/
28 Bosch license warning added. Error counters finished. Overload frames
still need to be fixed.		 mohor 7853d 23h /can/tags/rel_20/bench/
26 Backup. mohor 7858d 08h /can/tags/rel_20/bench/
25 *** empty log message *** mohor 7858d 11h /can/tags/rel_20/bench/
24 backup. mohor 7863d 00h /can/tags/rel_20/bench/
22 Form error supported. When receiving messages, last bit of the end-of-frame
does not generate form error. Receiver goes to the idle mode one bit sooner.
(CAN specification ver 2.0, part B, page 57).		 mohor 7877d 12h /can/tags/rel_20/bench/
20 CRC checking fixed (when bitstuff occurs at the end of a CRC sequence). mohor 7878d 04h /can/tags/rel_20/bench/
19 RX state machine fixed to receive "remote request" frames correctly. No data bytes are written to fifo when such frames are received. mohor 7878d 11h /can/tags/rel_20/bench/
18 When a frame with "remote request" is received, no data is stored to fifo, just the frame information (identifier, ...). Data length that is stored is the received data length and not the actual data length that is stored to fifo. mohor 7878d 12h /can/tags/rel_20/bench/
17 Addresses corrected to decimal values (previously hex). mohor 7879d 08h /can/tags/rel_20/bench/
16 rx_fifo is now working. mohor 7879d 13h /can/tags/rel_20/bench/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.