OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [tags/] [rel_22/] [rtl/] - Rev 117

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
117 Tristate signal tx_o is separated to tx_o and tx_oen_o. Both signals need
to be joined together on higher level.
mohor 7628d 05h /can/tags/rel_22/rtl/
115 Artisan ram instances added. simons 7633d 23h /can/tags/rel_22/rtl/
112 Tx and rx length are limited to 8 bytes regardless to the DLC value. tadejm 7661d 00h /can/tags/rel_22/rtl/
111 Fixed according to the linter.
Case statement for data_out joined.
mohor 7663d 00h /can/tags/rel_22/rtl/
110 Fixed according to the linter. mohor 7663d 00h /can/tags/rel_22/rtl/
109 Fixed according to the linter. mohor 7663d 01h /can/tags/rel_22/rtl/
108 Fixed according to the linter. mohor 7663d 01h /can/tags/rel_22/rtl/
107 Fixed according to the linter. mohor 7663d 02h /can/tags/rel_22/rtl/
106 Unused signal removed. mohor 7668d 23h /can/tags/rel_22/rtl/
104 Synchronization fixed. In some strange cases it didn't work according to
the VHDL reference model.
tadejm 7669d 13h /can/tags/rel_22/rtl/
102 Little fixes (to fix warnings). mohor 7672d 04h /can/tags/rel_22/rtl/
100 Synchronization changed. mohor 7676d 05h /can/tags/rel_22/rtl/
99 PCI_BIST replaced with CAN_BIST. mohor 7676d 05h /can/tags/rel_22/rtl/
97 Overrun fifo implemented with FFs, because it is not possible to create such a memory. simons 7681d 17h /can/tags/rel_22/rtl/
95 Virtual silicon ram instances added. simons 7681d 18h /can/tags/rel_22/rtl/
93 synthesis full_case parallel_case fixed. mohor 7687d 05h /can/tags/rel_22/rtl/
92 clkout is clk/2 after the reset. mohor 7687d 13h /can/tags/rel_22/rtl/
90 paralel_case and full_case compiler directives added to case statements. mohor 7688d 03h /can/tags/rel_22/rtl/
88 Previous change removed. When resynchronization occurs we go to seg1
stage. sync stage does not cause another start of seg1 stage.
mohor 7689d 00h /can/tags/rel_22/rtl/
87 When hard_sync or resync occure we need to go to seg1 segment. Going to
sync segment is in that case blocked.
mohor 7689d 00h /can/tags/rel_22/rtl/
85 Typo fixed. mohor 7690d 16h /can/tags/rel_22/rtl/
84 clk_cnt reduced from [8:0] to [6:0]. mohor 7691d 23h /can/tags/rel_22/rtl/
82 Removed few signals. mohor 7692d 00h /can/tags/rel_22/rtl/
81 "chip select" signal cs_can_i is used only when not using WISHBONE
interface.
mohor 7692d 00h /can/tags/rel_22/rtl/
80 Form error was detected when stuff bit occured at the end of crc. mohor 7692d 00h /can/tags/rel_22/rtl/
79 Bit stuffing corrected when stuffing comes at the end of the crc. tadejm 7693d 00h /can/tags/rel_22/rtl/
78 tx_point generated one clk earlier. rx_i registered. Data corrected when
using extended mode.
mohor 7693d 01h /can/tags/rel_22/rtl/
77 Synchronization is also needed when transmitting a message. mohor 7696d 00h /can/tags/rel_22/rtl/
76 Counters width changed. mohor 7696d 00h /can/tags/rel_22/rtl/
75 When switching to tx, sync stage is overjumped. mohor 7698d 01h /can/tags/rel_22/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.