OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [tags/] [rel_24/] - Rev 60

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
60 rd_i and wr_i are active high signals. If 8051 is connected, these two signals
need to be negated one level higher.		 mohor 7797d 14h /can/tags/rel_24/
59 8051 interface added (besides WISHBONE interface). Selection is made in
can_defines.v file.		 mohor 7797d 15h /can/tags/rel_24/
58 timescale.v is used for simulation only. mohor 7798d 03h /can/tags/rel_24/
57 Mux used for clkout to avoid "gated clocks warning". mohor 7798d 03h /can/tags/rel_24/
56 Doubled declarations removed. mohor 7799d 02h /can/tags/rel_24/
55 wire declaration added. mohor 7799d 02h /can/tags/rel_24/
53 CAN pins located. mohor 7804d 03h /can/tags/rel_24/
52 tx_o is now tristated signal. tx_oen and tx_o combined together. mohor 7804d 04h /can/tags/rel_24/
51 Xilinx RAM added. mohor 7804d 04h /can/tags/rel_24/
50 Top level signal names changed. mohor 7804d 04h /can/tags/rel_24/
49 Actel APA ram changed. Now synchronous read is used. mohor 7807d 20h /can/tags/rel_24/
48 Actel APA ram supported. mohor 7807d 20h /can/tags/rel_24/
47 Data is latched on read. mohor 7807d 20h /can/tags/rel_24/
45 When a dominant bit was detected at the third bit of the intermission and
node had a message to transmit, bit_stuff error could occur. Fixed.		 mohor 7817d 19h /can/tags/rel_24/
44 When bit error occured while active error flag was transmitted, counter was
not incremented.		 mohor 7817d 20h /can/tags/rel_24/
43 Directory keeper. mohor 7818d 02h /can/tags/rel_24/
42 Initial version of the project. mohor 7818d 02h /can/tags/rel_24/
41 Incomplete sensitivity list fixed. mohor 7818d 04h /can/tags/rel_24/
40 Typo fixed. mohor 7818d 04h /can/tags/rel_24/
39 CAN core finished. Host interface added. Registers finished.
Synchronization to the wishbone finished.		 mohor 7818d 04h /can/tags/rel_24/
38 Temporary backup version (still fully operable). mohor 7819d 19h /can/tags/rel_24/
37 Define CAN_CLOCK_DIVIDER_MODE not used any more. Deleted. mohor 7819d 19h /can/tags/rel_24/
36 Most of the registers added. Registers "arbitration lost capture", "error code
capture" + few more still need to be added.		 mohor 7819d 19h /can/tags/rel_24/
35 Several registers added. Not finished, yet. mohor 7822d 23h /can/tags/rel_24/
34 Errors monitoring improved. arbitration_lost improved. mohor 7825d 05h /can/tags/rel_24/
33 abort_tx added. mohor 7825d 05h /can/tags/rel_24/
32 abort_tx added. Bit destuff fixed. mohor 7825d 05h /can/tags/rel_24/
31 Wishbone interface added. mohor 7826d 18h /can/tags/rel_24/
30 CAN is working according to the specification. WB interface and more
registers (status, IRQ, ...) needs to be added.		 mohor 7827d 03h /can/tags/rel_24/
29 Overload fixed. Hard synchronization also enabled at the last bit of
interframe.		 mohor 7828d 00h /can/tags/rel_24/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.