OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [trunk/] - Rev 127

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
127 Fixing the core to be Bosch VHDL Reference compatible. mohor 7570d 15h /can/trunk/
126 Error counters fixed to be compatible with Bosch VHDL reference model.
Small synchronization changes.		 mohor 7571d 11h /can/trunk/
125 Synchronization changed, error counters fixed. mohor 7575d 17h /can/trunk/
124 ALTERA_RAM supported. mohor 7595d 23h /can/trunk/
121 When detecting bus-free, signal bus_free_cnt_en was cleared to zero
although the last sampled bit was zero instead of one.		 mohor 7603d 05h /can/trunk/
119 Artisan RAMs added. mohor 7612d 02h /can/trunk/
118 Artisan RAM fixed (when not using BIST). mohor 7612d 02h /can/trunk/
117 Tristate signal tx_o is separated to tx_o and tx_oen_o. Both signals need
to be joined together on higher level.		 mohor 7612d 02h /can/trunk/
115 Artisan ram instances added. simons 7617d 20h /can/trunk/
112 Tx and rx length are limited to 8 bytes regardless to the DLC value. tadejm 7644d 21h /can/trunk/
111 Fixed according to the linter.
Case statement for data_out joined.		 mohor 7646d 21h /can/trunk/
110 Fixed according to the linter. mohor 7646d 21h /can/trunk/
109 Fixed according to the linter. mohor 7646d 22h /can/trunk/
108 Fixed according to the linter. mohor 7646d 22h /can/trunk/
107 Fixed according to the linter. mohor 7646d 23h /can/trunk/
106 Unused signal removed. mohor 7652d 21h /can/trunk/
104 Synchronization fixed. In some strange cases it didn't work according to
the VHDL reference model.		 tadejm 7653d 10h /can/trunk/
102 Little fixes (to fix warnings). mohor 7656d 01h /can/trunk/
100 Synchronization changed. mohor 7660d 03h /can/trunk/
99 PCI_BIST replaced with CAN_BIST. mohor 7660d 03h /can/trunk/
97 Overrun fifo implemented with FFs, because it is not possible to create such a memory. simons 7665d 14h /can/trunk/
95 Virtual silicon ram instances added. simons 7665d 15h /can/trunk/
93 synthesis full_case parallel_case fixed. mohor 7671d 02h /can/trunk/
92 clkout is clk/2 after the reset. mohor 7671d 11h /can/trunk/
90 paralel_case and full_case compiler directives added to case statements. mohor 7672d 00h /can/trunk/
88 Previous change removed. When resynchronization occurs we go to seg1
stage. sync stage does not cause another start of seg1 stage.		 mohor 7672d 21h /can/trunk/
87 When hard_sync or resync occure we need to go to seg1 segment. Going to
sync segment is in that case blocked.		 mohor 7672d 22h /can/trunk/
85 Typo fixed. mohor 7674d 13h /can/trunk/
84 clk_cnt reduced from [8:0] to [6:0]. mohor 7675d 20h /can/trunk/
83 cs_can_i is used only when WISHBONE interface is not used. mohor 7675d 21h /can/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.