OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [trunk/] [rtl/] - Rev 65

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
65 unix. mohor 7786d 11h /can/trunk/rtl/
64 *** empty log message *** mohor 7786d 11h /can/trunk/rtl/
62 can_cs signal used for generation of the cs. mohor 7792d 09h /can/trunk/rtl/
61 Bidirectional port_0_i changed to port_0_io.
input cs_can changed to cs_can_i.
mohor 7794d 22h /can/trunk/rtl/
60 rd_i and wr_i are active high signals. If 8051 is connected, these two signals
need to be negated one level higher.
mohor 7795d 00h /can/trunk/rtl/
59 8051 interface added (besides WISHBONE interface). Selection is made in
can_defines.v file.
mohor 7795d 00h /can/trunk/rtl/
58 timescale.v is used for simulation only. mohor 7795d 12h /can/trunk/rtl/
57 Mux used for clkout to avoid "gated clocks warning". mohor 7795d 12h /can/trunk/rtl/
56 Doubled declarations removed. mohor 7796d 11h /can/trunk/rtl/
55 wire declaration added. mohor 7796d 11h /can/trunk/rtl/
52 tx_o is now tristated signal. tx_oen and tx_o combined together. mohor 7801d 13h /can/trunk/rtl/
51 Xilinx RAM added. mohor 7801d 13h /can/trunk/rtl/
50 Top level signal names changed. mohor 7801d 13h /can/trunk/rtl/
48 Actel APA ram supported. mohor 7805d 05h /can/trunk/rtl/
47 Data is latched on read. mohor 7805d 06h /can/trunk/rtl/
45 When a dominant bit was detected at the third bit of the intermission and
node had a message to transmit, bit_stuff error could occur. Fixed.
mohor 7815d 04h /can/trunk/rtl/
44 When bit error occured while active error flag was transmitted, counter was
not incremented.
mohor 7815d 05h /can/trunk/rtl/
41 Incomplete sensitivity list fixed. mohor 7815d 13h /can/trunk/rtl/
40 Typo fixed. mohor 7815d 13h /can/trunk/rtl/
39 CAN core finished. Host interface added. Registers finished.
Synchronization to the wishbone finished.
mohor 7815d 14h /can/trunk/rtl/
36 Most of the registers added. Registers "arbitration lost capture", "error code
capture" + few more still need to be added.
mohor 7817d 04h /can/trunk/rtl/
35 Several registers added. Not finished, yet. mohor 7820d 08h /can/trunk/rtl/
33 abort_tx added. mohor 7822d 14h /can/trunk/rtl/
32 abort_tx added. Bit destuff fixed. mohor 7822d 14h /can/trunk/rtl/
31 Wishbone interface added. mohor 7824d 03h /can/trunk/rtl/
30 CAN is working according to the specification. WB interface and more
registers (status, IRQ, ...) needs to be added.
mohor 7824d 12h /can/trunk/rtl/
29 Overload fixed. Hard synchronization also enabled at the last bit of
interframe.
mohor 7825d 10h /can/trunk/rtl/
28 Bosch license warning added. Error counters finished. Overload frames
still need to be fixed.
mohor 7826d 02h /can/trunk/rtl/
27 This file is not used. mohor 7830d 11h /can/trunk/rtl/
26 Backup. mohor 7830d 11h /can/trunk/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.