OpenCores
URL https://opencores.org/ocsvn/common/common/trunk

Subversion Repositories common

[/] [common/] [tags/] [rel_12/] - Rev 47

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
47 linus 5591d 16h /common/tags/rel_12/
42 This commit was manufactured by cvs2svn to create tag 'rel_12'. 7975d 17h /tags/rel_12/
41 Changed synthesizeable FPGA memory implementation.
Fixed some issues with Xilinx BlockRAM
rherveille 7975d 17h /trunk/
40 Updated PDF. lampret 8019d 20h /trunk/
39 Added Richard's feedback. lampret 8021d 21h /trunk/
38 Undeleted mohor 8042d 10h /trunk/
37 no message bbeaver 8278d 16h /trunk/
36 minor changes: unified with all common rams samg 8299d 01h /trunk/
35 corrected output: output not valid if ce low samg 8299d 06h /trunk/
34 added valid checks to behvioral model samg 8299d 06h /trunk/
33 added checks and task in behavioral section samg 8300d 07h /trunk/
32 no message bbeaver 8301d 13h /trunk/
31 no message bbeaver 8305d 14h /trunk/
30 no message bbeaver 8306d 12h /trunk/
29 got timing checks mostly correct
No functional stuff yet
bbeaver 8306d 13h /trunk/
28 no message bbeaver 8307d 13h /trunk/
27 no message bbeaver 8308d 13h /trunk/
26 no message bbeaver 8309d 12h /trunk/
25 no message bbeaver 8310d 13h /trunk/
24 no message bbeaver 8312d 15h /trunk/
23 no message bbeaver 8313d 14h /trunk/
22 no message bbeaver 8313d 18h /trunk/
21 Added bookmarks. lampret 8314d 07h /trunk/
20 Some minor fixes. Document is now official version. lampret 8314d 08h /trunk/
19 no message bbeaver 8315d 15h /trunk/
18 no message bbeaver 8316d 13h /trunk/
17 Fixed link to specification_template.dot lampret 8316d 21h /trunk/
16 Added updated opencores coding guidelines. Added ver_plan.pdf and Specification template for Word. lampret 8316d 22h /trunk/
15 no message bbeaver 8336d 19h /trunk/
14 adding beginning LPM files bbeaver 8348d 15h /trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.