OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [asyst_2/] - Rev 144

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
144 Port names and defines for the supported CPUs changed. igorm 7470d 16h /dbg_interface/tags/asyst_2/
143 Signals for easier debugging removed. igorm 7470d 18h /dbg_interface/tags/asyst_2/
142 Typo fixed. igorm 7470d 19h /dbg_interface/tags/asyst_2/
141 data_cnt_lim length changed to reduce number of warnings. igorm 7471d 14h /dbg_interface/tags/asyst_2/
140 CRC checking of incoming CRC added to all tasks. igorm 7472d 05h /dbg_interface/tags/asyst_2/
139 New release of the debug interface (3rd. release). igorm 7474d 08h /dbg_interface/tags/asyst_2/
138 Temp version before changing dbg interface. igorm 7480d 12h /dbg_interface/tags/asyst_2/
136 Table describing chain codes added. igorm 7484d 13h /dbg_interface/tags/asyst_2/
135 'hz changed to 1'hz because Icarus complains. igorm 7487d 12h /dbg_interface/tags/asyst_2/
132 Documentation updated. Many missing things added. igorm 7488d 11h /dbg_interface/tags/asyst_2/
131 Documentation updated. Many missing things added. igorm 7488d 11h /dbg_interface/tags/asyst_2/
129 New documentation. mohor 7530d 10h /dbg_interface/tags/asyst_2/
128 Defines WISHBONE_SUPPORTED and CPU_SUPPORTED added. By default both are
turned on.		 mohor 7532d 18h /dbg_interface/tags/asyst_2/
126 run_sim.scr renamed to run_sim for VATS. mohor 7535d 17h /dbg_interface/tags/asyst_2/
124 Display for VATS added. mohor 7537d 14h /dbg_interface/tags/asyst_2/
123 All flipflops are reset. mohor 7537d 14h /dbg_interface/tags/asyst_2/
121 Port signals are all set to zero after reset. mohor 7540d 14h /dbg_interface/tags/asyst_2/
120 test stall_test added. mohor 7540d 17h /dbg_interface/tags/asyst_2/
119 cpu_stall_o activated as soon as bp occurs. mohor 7540d 18h /dbg_interface/tags/asyst_2/
117 Define name changed. mohor 7542d 14h /dbg_interface/tags/asyst_2/
116 Data latching changed when testing WB. mohor 7542d 14h /dbg_interface/tags/asyst_2/
115 More debug data added. mohor 7542d 18h /dbg_interface/tags/asyst_2/
114 CRC generation iand verification in bench changed. mohor 7542d 19h /dbg_interface/tags/asyst_2/
113 IDCODE test improved. mohor 7542d 20h /dbg_interface/tags/asyst_2/
112 dbg_tb_defines.v not used. mohor 7543d 15h /dbg_interface/tags/asyst_2/
111 Define tap_defines.v added to test bench. mohor 7543d 15h /dbg_interface/tags/asyst_2/
110 Waiting for "ready" improved. mohor 7543d 16h /dbg_interface/tags/asyst_2/
108 Reset values width added because of FV, a good sentence changed because some tools can not handle it. simons 7543d 21h /dbg_interface/tags/asyst_2/
106 Sensitivity list updated. simons 7544d 19h /dbg_interface/tags/asyst_2/
104 cpu_tall_o is set with cpu_stb_o or register. mohor 7545d 10h /dbg_interface/tags/asyst_2/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.